blob: 80743a255190744e7b2871df4d1674609719f589 [file] [log] [blame]
Thomas Choufb798b12015-10-09 13:46:34 +08001menu "Timer Support"
2
3config TIMER
Bin Meng8a7b8642015-11-13 00:11:14 -08004 bool "Enable driver model for timer drivers"
Thomas Choufb798b12015-10-09 13:46:34 +08005 depends on DM
6 help
Bin Meng8a7b8642015-11-13 00:11:14 -08007 Enable driver model for timer access. It uses the same API as
8 lib/time.c, but now implemented by the uclass. The first timer
Thomas Choufb798b12015-10-09 13:46:34 +08009 will be used. The timer is usually a 32 bits free-running up
10 counter. There may be no real tick, and no timer interrupt.
11
Philipp Tomsich4fac4ea2017-07-28 17:38:42 +020012config SPL_TIMER
13 bool "Enable driver model for timer drivers in SPL"
14 depends on TIMER && SPL
15 help
16 Enable support for timer drivers in SPL. These can be used to get
17 a timer value when in SPL, or perhaps for implementing a delay
18 function. This enables the drivers in drivers/timer as part of an
19 SPL build.
20
21config TPL_TIMER
22 bool "Enable driver model for timer drivers in TPL"
23 depends on TIMER && TPL
24 help
25 Enable support for timer drivers in TPL. These can be used to get
26 a timer value when in TPL, or perhaps for implementing a delay
27 function. This enables the drivers in drivers/timer as part of an
28 TPL build.
29
Simon Glass32f6c172016-02-24 09:14:49 -070030config TIMER_EARLY
31 bool "Allow timer to be used early in U-Boot"
32 depends on TIMER
Simon Glass6abd89b2018-09-02 17:02:24 -060033 # initr_bootstage() requires a timer and is called before initr_dm()
34 # so only the early timer is available
35 default y if X86 && BOOTSTAGE
Simon Glass32f6c172016-02-24 09:14:49 -070036 help
37 In some cases the timer must be accessible before driver model is
38 active. Examples include when using CONFIG_TRACE to trace U-Boot's
39 execution before driver model is set up. Enable this option to
40 use an early timer. These functions must be supported by your timer
41 driver: timer_early_get_count() and timer_early_get_rate().
42
Bin Meng19f88b22018-10-10 22:07:02 -070043config AG101P_TIMER
44 bool "AG101P timer support"
45 depends on TIMER && NDS32
46 help
47 Select this to enable a timer for AG01P devices.
48
Thomas Chou221d2ac2015-10-22 22:28:53 +080049config ALTERA_TIMER
Bin Meng8a7b8642015-11-13 00:11:14 -080050 bool "Altera timer support"
Thomas Chou221d2ac2015-10-22 22:28:53 +080051 depends on TIMER
52 help
Bin Meng8a7b8642015-11-13 00:11:14 -080053 Select this to enable a timer for Altera devices. Please find
Thomas Chou221d2ac2015-10-22 22:28:53 +080054 details on the "Embedded Peripherals IP User Guide" of Altera.
55
Sean Anderson5a238652020-10-25 21:46:57 -040056config ANDES_PLMT_TIMER
Sean Anderson5abf1f32020-10-25 21:46:56 -040057 bool
58 depends on RISCV_MMODE || SPL_RISCV_MMODE
59 help
60 The Andes PLMT block holds memory-mapped mtime register
61 associated with timer tick.
62
Bin Meng19f88b22018-10-10 22:07:02 -070063config ARC_TIMER
64 bool "ARC timer support"
65 depends on TIMER && ARC && CLK
66 help
67 Select this to enable built-in ARC timers.
68 ARC cores may have up to 2 built-in timers: timer0 and timer1,
69 usually at least one of them exists. Either of them is supported
70 in U-Boot.
71
72config AST_TIMER
73 bool "Aspeed ast2400/ast2500 timer support"
74 depends on TIMER
75 default y if ARCH_ASPEED
76 help
77 Select this to enable timer for Aspeed ast2400/ast2500 devices.
78 This is a simple sys timer driver, it is compatible with lib/time.c,
79 but does not support any interrupts. Even though SoC has 8 hardware
80 counters, they are all treated as a single device by this driver.
81 This is mostly because they all share several registers which
82 makes it difficult to completely separate them.
83
84config ATCPIT100_TIMER
85 bool "ATCPIT100 timer support"
86 depends on TIMER
87 help
88 Select this to enable a ATCPIT100 timer which will be embedded
89 in AE3XX, AE250 boards.
90
Wenyou.Yang@microchip.comce8a36f2017-08-15 17:40:26 +080091config ATMEL_PIT_TIMER
92 bool "Atmel periodic interval timer support"
93 depends on TIMER
94 help
95 Select this to enable a periodic interval timer for Atmel devices,
96 it is designed to offer maximum accuracy and efficient management,
97 even for systems with long response time.
98
Michal Simekc3caac52018-04-17 13:40:46 +020099config CADENCE_TTC_TIMER
100 bool "Cadence TTC (Triple Timer Counter)"
101 depends on TIMER
102 help
103 Enables support for the cadence ttc driver. This driver is present
104 on Xilinx Zynq and ZynqMP SoCs.
105
Marek Vasut442c0f12018-08-18 15:58:32 +0200106config DESIGNWARE_APB_TIMER
107 bool "Designware APB Timer"
108 depends on TIMER
109 help
110 Enables support for the Designware APB Timer driver. This timer is
111 present on Altera SoCFPGA SoCs.
112
Bin Meng19f88b22018-10-10 22:07:02 -0700113config MPC83XX_TIMER
114 bool "MPC83xx timer support"
115 depends on TIMER
Bin Mengb2aa4c52015-11-13 00:11:24 -0800116 help
Bin Meng19f88b22018-10-10 22:07:02 -0700117 Select this to enable support for the timer found on
118 devices based on the MPC83xx family of SoCs.
Bin Mengb2aa4c52015-11-13 00:11:24 -0800119
Marek Vasut6be61c62019-05-04 17:30:58 +0200120config RENESAS_OSTM_TIMER
121 bool "Renesas RZ/A1 R7S72100 OSTM Timer"
122 depends on TIMER
123 help
124 Enables support for the Renesas OSTM Timer driver.
125 This timer is present on Renesas RZ/A1 R7S72100 SoCs.
126
Bin Meng855e6572018-10-13 20:52:10 -0700127config X86_TSC_TIMER_EARLY_FREQ
128 int "x86 TSC timer frequency in MHz when used as the early timer"
129 depends on X86_TSC_TIMER
130 default 1000
131 help
132 Sets the estimated CPU frequency in MHz when TSC is used as the
133 early timer and the frequency can neither be calibrated via some
134 hardware ways, nor got from device tree at the time when device
135 tree is not available yet.
136
Stephan Gerhold7b0c1c52020-01-04 18:45:15 +0100137config NOMADIK_MTU_TIMER
138 bool "Nomadik MTU Timer"
139 depends on TIMER
140 help
141 Enables support for the Nomadik Multi Timer Unit (MTU),
142 used in ST-Ericsson Ux500 SoCs.
143 The MTU provides 4 decrementing free-running timers.
144 At the moment, only the first timer is used by the driver.
145
Mugunthan V Nafae3702015-12-24 16:08:07 +0530146config OMAP_TIMER
147 bool "Omap timer support"
148 depends on TIMER
149 help
150 Select this to enable an timer for Omap devices.
151
Bin Meng25399032018-12-12 06:12:27 -0800152config RISCV_TIMER
153 bool "RISC-V timer support"
154 depends on TIMER && RISCV
155 help
Sean Anderson9baaaef2020-09-28 10:52:21 -0400156 Select this to enable support for a generic RISC-V S-Mode timer
157 driver.
Bin Meng25399032018-12-12 06:12:27 -0800158
Bin Meng19f88b22018-10-10 22:07:02 -0700159config ROCKCHIP_TIMER
160 bool "Rockchip timer support"
maxims@google.comf57bd002017-01-18 13:44:55 -0800161 depends on TIMER
maxims@google.comf57bd002017-01-18 13:44:55 -0800162 help
Bin Meng19f88b22018-10-10 22:07:02 -0700163 Select this to enable support for the timer found on
164 Rockchip devices.
165
166config SANDBOX_TIMER
167 bool "Sandbox timer support"
168 depends on SANDBOX && TIMER
169 help
170 Select this to enable an emulated timer for sandbox. It gets
171 time from host os.
maxims@google.comf57bd002017-01-18 13:44:55 -0800172
Patrice Chotard200a7992017-02-21 13:37:05 +0100173config STI_TIMER
174 bool "STi timer support"
175 depends on TIMER
176 default y if ARCH_STI
177 help
178 Select this to enable a timer for STi devices.
179
Patrice Chotardfdfefdc2018-02-07 10:44:45 +0100180config STM32_TIMER
Bin Meng19f88b22018-10-10 22:07:02 -0700181 bool "STM32 timer support"
Patrice Chotardfdfefdc2018-02-07 10:44:45 +0100182 depends on TIMER
183 help
184 Select this to enable support for the timer found on
185 STM32 devices.
186
Bin Meng19f88b22018-10-10 22:07:02 -0700187config X86_TSC_TIMER
188 bool "x86 Time-Stamp Counter (TSC) timer support"
189 depends on TIMER && X86
Mario Six3c516552018-08-06 10:23:38 +0200190 help
Bin Meng19f88b22018-10-10 22:07:02 -0700191 Select this to enable Time-Stamp Counter (TSC) timer for x86.
Mario Six3c516552018-08-06 10:23:38 +0200192
Simon Glassd3edd422019-12-06 21:41:49 -0700193config X86_TSC_READ_BASE
194 bool "Read the TSC timer base on start-up"
195 depends on X86_TSC_TIMER
196 help
197 On x86 platforms the TSC timer tick starts at the value 0 on reset.
198 This it makes no sense to read the timer on boot and use that as the
199 base, since we will miss some time taken to load U-Boot, etc. This
200 delay is controlled by the SoC and we cannot reduce it, but for
201 bootstage we want to record the time since reset as accurately as
202 possible.
203
204 The only exception is when U-Boot is used as a secondary bootloader,
205 where this option should be enabled.
206
Simon Glassbba203e2019-12-06 21:41:50 -0700207config TPL_X86_TSC_TIMER_NATIVE
208 bool "x86 TSC timer uses native calibration"
209 depends on TPL && X86_TSC_TIMER
210 help
211 Selects native timer calibration for TPL and don't include the other
212 methods in the code. This helps to reduce code size in TPL and works
213 on fairly modern Intel chips. Code-size reductions is about 700
214 bytes.
215
developer4a347352018-11-15 10:07:56 +0800216config MTK_TIMER
217 bool "MediaTek timer support"
218 depends on TIMER
219 help
220 Select this to enable support for the timer found on
221 MediaTek devices.
222
Claudiu Beznea5669c3d2020-09-07 18:36:33 +0300223config MCHP_PIT64B_TIMER
224 bool "Microchip 64-bit periodic interval timer support"
225 depends on TIMER
226 help
227 Select this to enable support for Microchip 64-bit periodic
228 interval timer.
229
Thomas Choufb798b12015-10-09 13:46:34 +0800230endmenu