blob: 6abfbbaa13115362b189595030d14e2bd98d98bb [file] [log] [blame]
Minkyu Kangae6f0c62009-07-20 11:40:01 +09001/*
Steve Sakoman1ad21582010-06-08 13:07:46 -07002 * Board specific setup info
3 *
4 * (C) Copyright 2010
5 * Texas Instruments, <www.ti.com>
6 *
7 * Author :
8 * Aneesh V <aneesh@ti.com>
Minkyu Kangae6f0c62009-07-20 11:40:01 +09009 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
Steve Sakoman1ad21582010-06-08 13:07:46 -070029#include <asm/arch/omap4.h>
30
31.globl lowlevel_init
32lowlevel_init:
33 /*
34 * Setup a temporary stack
35 */
36 ldr sp, =LOW_LEVEL_SRAM_STACK
37
38 /*
39 * Save the old lr(passed in ip) and the current lr to stack
40 */
41 push {ip, lr}
42
43 /*
44 * go setup pll, mux, memory
45 */
46 bl s_init
47 pop {ip, pc}
Aneesh Ve3405bd2011-06-16 23:30:52 +000048
49.globl set_pl310_ctrl_reg
50set_pl310_ctrl_reg:
51 PUSH {r4-r11, lr} @ save registers - ROM code may pollute
52 @ our registers
53 LDR r12, =0x102 @ Set PL310 control register - value in R0
54 .word 0xe1600070 @ SMC #0 - hand assembled because -march=armv5
55 @ call ROM Code API to set control register
56 POP {r4-r11, pc}