Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 810bff4cb8ecfb3a16e0dd998fa586bc1d226569 / . / configs / syzygy_hub_defconfig
blob: 0d547d1a32361874713dccf618dec20af585c3b3 [file] [log] [blame]
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]1CONFIG_ARM=y
2CONFIG_SYS_VENDOR="opalkelly"
3CONFIG_SYS_CONFIG_NAME="syzygy_hub"
Trevor Woerner43ec7e02019-05-03 09:41:00 -0400[diff] [blame]4CONFIG_SPL_SYS_DCACHE_OFF=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]5CONFIG_SYS_L2CACHE_OFF=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]6CONFIG_ARCH_ZYNQ=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]7CONFIG_TEXT_BASE=0x4000000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="zynq-syzygy-hub"
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]10CONFIG_SPL_STACK_R_ADDR=0x200000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]11CONFIG_SPL_STACK=0xfffffe00
Michal Simek040050b2018-03-23 09:34:00 +0100[diff] [blame]12CONFIG_SPL=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]13CONFIG_SYS_LOAD_ADDR=0x0
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]14CONFIG_DEBUG_UART=y
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]15CONFIG_REMAKE_ELF=y
Tom Rinie478f702019-06-02 08:57:32 -0400[diff] [blame]16CONFIG_SYS_CUSTOM_LDSCRIPT=y
17CONFIG_SYS_LDSCRIPT="arch/arm/mach-zynq/u-boot.lds"
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]18CONFIG_FIT=y
19CONFIG_FIT_SIGNATURE=y
20CONFIG_FIT_VERBOSE=y
Tom Rinic220bd92019-05-23 07:14:07 -0400[diff] [blame]21CONFIG_LEGACY_IMAGE_FORMAT=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]22CONFIG_SYS_BOOTM_LEN=0x3c00000
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]23CONFIG_DISTRO_DEFAULTS=y
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]24CONFIG_USE_PREBOOT=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]25CONFIG_SYS_PBSIZE=2071
Tom Rini2bfc77a2022-03-23 17:20:08 -0400[diff] [blame]26CONFIG_CLOCKS=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]27CONFIG_SPL_MAX_SIZE=0x30000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]28CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
29CONFIG_SPL_BSS_START_ADDR=0x100000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]30CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]31# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Michal Simekc7abf8d2017-12-01 13:50:33 +0100[diff] [blame]32CONFIG_SPL_STACK_R=y
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]33CONFIG_SPL_SYS_MALLOC=y
34CONFIG_SPL_SYS_MALLOC_SIZE=0x2000000
Tom Rinia4f2ab92022-05-13 17:12:35 -0400[diff] [blame]35CONFIG_SPL_FS_LOAD_ARGS_NAME="system.dtb"
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]36CONFIG_SPL_OS_BOOT=y
Simon Glass259cdb42023-09-26 08:14:17 -0600[diff] [blame]37CONFIG_SPL_PAYLOAD_ARGS_ADDR=0x10000000
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]38CONFIG_SYS_MAXARGS=32
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]39CONFIG_CMD_FPGA_LOADBP=y
40CONFIG_CMD_FPGA_LOADFS=y
41CONFIG_CMD_FPGA_LOADMK=y
42CONFIG_CMD_FPGA_LOADP=y
43CONFIG_CMD_GPIO=y
44CONFIG_CMD_I2C=y
45CONFIG_CMD_MMC=y
46CONFIG_CMD_USB=y
47# CONFIG_CMD_SETEXPR is not set
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]48CONFIG_BOOTP_MAY_FAIL=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]49CONFIG_CMD_TFTPPUT=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]50CONFIG_CMD_CACHE=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]51CONFIG_CMD_EXT4_WRITE=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]52CONFIG_ENV_OVERWRITE=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]53CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini97b04182022-03-18 08:38:21 -0400[diff] [blame]54CONFIG_SYS_FAULT_ECHO_LINK_DOWN=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]55CONFIG_SPL_DM_SEQ_ALIAS=y
Michal Simek216f6372017-11-03 15:53:56 +0100[diff] [blame]56CONFIG_FPGA_XILINX=y
Vipul Kumar4a4946b2018-02-16 18:02:51 +0530[diff] [blame]57CONFIG_FPGA_ZYNQPL=y
Michal Simeka7fac2f2019-01-22 14:12:54 +0100[diff] [blame]58CONFIG_DM_I2C=y
59CONFIG_SYS_I2C_CADENCE=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]60CONFIG_MMC_SDHCI=y
61CONFIG_MMC_SDHCI_ZYNQ=y
Vipul Kumar603ca6d2018-01-24 10:51:30 +0530[diff] [blame]62CONFIG_PHY_MARVELL=y
63CONFIG_PHY_REALTEK=y
64CONFIG_PHY_XILINX=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]65CONFIG_MII=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]66CONFIG_ZYNQ_GEM=y
67CONFIG_DEBUG_UART_ZYNQ=y
Tom Rini0f73ac62020-06-02 17:26:33 -0400[diff] [blame]68CONFIG_ARM_DCC=y
Michal Simekab754532017-11-06 09:16:05 +0100[diff] [blame]69CONFIG_ZYNQ_SERIAL=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]70CONFIG_USB=y
71CONFIG_USB_EHCI_HCD=y
72CONFIG_USB_ULPI_VIEWPORT=y
73CONFIG_USB_ULPI=y
Tom McLeod91d024c2017-09-27 17:53:26 -0700[diff] [blame]74CONFIG_USB_GADGET=y
75CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
76CONFIG_USB_GADGET_VENDOR_NUM=0x03FD
77CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
78CONFIG_CI_UDC=y
79CONFIG_USB_GADGET_DOWNLOAD=y
Lukasz Majewski3c32b422018-01-29 19:30:18 +0100[diff] [blame]80CONFIG_USB_FUNCTION_THOR=y
Tom Rini1f173632022-11-16 13:10:38 -0500[diff] [blame]81CONFIG_SYS_TIMER_COUNTS_DOWN=y