Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 80a60dacbff88a3399a13da5fecc7531eeb79804 / . / configs / mvebu_espressobin-88f3720_defconfig
blob: 78796115cd38aca1af95576cef6b97c802ee4bd8 [file] [log] [blame]
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]3CONFIG_ARCH_MVEBU=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00000000
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]7CONFIG_TARGET_MVEBU_ARMADA_37XX=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x10000
Pali Rohár2c0bfa12020-08-19 16:24:16 +0200[diff] [blame]9CONFIG_ENV_OFFSET=0x3F0000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="armada-3720-espressobin"
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]13CONFIG_DEBUG_UART_BASE=0xd0012000
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]15CONFIG_AHCI=y
Tom Rini6c3798f2018-02-10 20:27:45 -0500[diff] [blame]16CONFIG_DISTRO_DEFAULTS=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]17# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Tom Rini089855f2020-09-07 14:05:55 -0400[diff] [blame]18CONFIG_OF_BOARD_SETUP=y
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]19CONFIG_USE_PREBOOT=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]20CONFIG_SYS_CONSOLE_INFO_QUIET=y
21# CONFIG_DISPLAY_CPUINFO is not set
22# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]23CONFIG_DISPLAY_BOARDINFO_LATE=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]24CONFIG_ARCH_EARLY_INIT_R=y
25CONFIG_BOARD_EARLY_INIT_F=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]26CONFIG_BOARD_LATE_INIT=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]27# CONFIG_CMD_FLASH is not set
Ken Ma59fcd032018-03-26 15:55:56 +0800[diff] [blame]28CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]29CONFIG_CMD_I2C=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]30CONFIG_CMD_MMC=y
Pali Rohár80a60da2021-07-16 12:34:42 +0200[diff] [blame^]31CONFIG_CMD_MTD=y
Ken Ma71c37bc2018-03-26 15:57:32 +0800[diff] [blame]32CONFIG_CMD_PCI=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]33CONFIG_CMD_SPI=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]34CONFIG_CMD_USB=y
Pali Rohár772100d2021-03-09 14:26:57 +0100[diff] [blame]35CONFIG_CMD_WDT=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]36CONFIG_CMD_TFTPPUT=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]37CONFIG_CMD_CACHE=y
38CONFIG_CMD_TIME=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]39CONFIG_CMD_MVEBU_BUBT=y
Pali Roháraa17c9b2021-03-03 11:34:53 +0100[diff] [blame]40CONFIG_CMD_BTRFS=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]41CONFIG_CMD_EXT4_WRITE=y
Pali Roháraa17c9b2021-03-03 11:34:53 +0100[diff] [blame]42CONFIG_CMD_SQUASHFS=y
43CONFIG_CMD_FS_UUID=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]44CONFIG_MAC_PARTITION=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]45CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]46CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]47CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]48CONFIG_NET_RANDOM_ETHADDR=y
Ken Ma1eeac422018-05-25 15:49:27 +0800[diff] [blame]49CONFIG_AHCI_MVEBU=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]50CONFIG_CLK=y
51CONFIG_CLK_MVEBU=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]52CONFIG_DM_I2C=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]53CONFIG_MISC=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]54CONFIG_MMC_SDHCI=y
55CONFIG_MMC_SDHCI_SDMA=y
56CONFIG_MMC_SDHCI_XENON=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]57CONFIG_MTD=y
Pali Rohár80a60da2021-07-16 12:34:42 +0200[diff] [blame^]58CONFIG_DM_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]59CONFIG_SF_DEFAULT_MODE=0
Konstantin Porotchkin4e752202021-01-27 17:12:00 +0100[diff] [blame]60CONFIG_SF_DEFAULT_SPEED=40000000
Tom Rini089855f2020-09-07 14:05:55 -0400[diff] [blame]61CONFIG_SPI_FLASH_GIGADEVICE=y
62CONFIG_SPI_FLASH_ISSI=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]63CONFIG_SPI_FLASH_MACRONIX=y
64CONFIG_SPI_FLASH_SPANSION=y
65CONFIG_SPI_FLASH_STMICRO=y
66CONFIG_SPI_FLASH_WINBOND=y
Pali Rohár80a60da2021-07-16 12:34:42 +0200[diff] [blame^]67CONFIG_SPI_FLASH_MTD=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]68CONFIG_PHY_MARVELL=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]69CONFIG_PHY_GIGE=y
Ken Ma71c37bc2018-03-26 15:57:32 +0800[diff] [blame]70CONFIG_E1000=y
Tom Rini089855f2020-09-07 14:05:55 -0400[diff] [blame]71CONFIG_MVNETA=y
Pali Roháraa17c9b2021-03-03 11:34:53 +0100[diff] [blame]72CONFIG_NVME=y
Wilson Ding945f6062018-03-26 15:57:30 +0800[diff] [blame]73CONFIG_PCI=y
74CONFIG_DM_PCI=y
75CONFIG_PCI_AARDVARK=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]76CONFIG_MVEBU_COMPHY_SUPPORT=y
Ken Ma59fcd032018-03-26 15:55:56 +0800[diff] [blame]77CONFIG_PINCTRL=y
78CONFIG_PINCTRL_ARMADA_37XX=y
Tom Rini089855f2020-09-07 14:05:55 -0400[diff] [blame]79CONFIG_DM_REGULATOR_GPIO=y
Konstantin Porotchkin5d91c3d2017-02-16 13:52:31 +0200[diff] [blame]80CONFIG_DEBUG_UART_SHIFT=2
81CONFIG_DEBUG_UART_ANNOUNCE=y
82CONFIG_MVEBU_A3700_UART=y
83CONFIG_MVEBU_A3700_SPI=y
84CONFIG_USB=y
85CONFIG_DM_USB=y
86CONFIG_USB_XHCI_HCD=y
87CONFIG_USB_EHCI_HCD=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]88CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]89CONFIG_USB_ETHER_ASIX=y
90CONFIG_USB_ETHER_MCS7830=y
91CONFIG_USB_ETHER_RTL8152=y
92CONFIG_USB_ETHER_SMSC95XX=y
Pali Rohár772100d2021-03-09 14:26:57 +0100[diff] [blame]93# CONFIG_WATCHDOG_AUTOSTART is not set
94CONFIG_WDT=y
95CONFIG_WDT_ARMADA_37XX=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]96CONFIG_SHA1=y