blob: d0497ec418063bd5085cc3104bd1f153f94dc540 [file] [log] [blame]
wdenk4989f872004-03-14 15:06:13 +00001/*
2 * (C) Copyright 2000
3 * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
4 *
5 * (C) Copyright 2004
6 * ARM Ltd.
7 * Philippe Robin, <philippe.robin@arm.com>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28/* Simple U-Boot driver for the PrimeCell PL011 UARTs on the IntegratorCP */
29/* Should be fairly simple to make it work with the PL010 as well */
30
31#include <common.h>
Stuart Wood26136ef2008-06-02 16:42:19 -040032#include <watchdog.h>
wdenk4989f872004-03-14 15:06:13 +000033
Andreas Engel80438612008-09-08 10:17:31 +020034#if defined(CFG_PL010_SERIAL) || defined(CFG_PL011_SERIAL)
wdenk4989f872004-03-14 15:06:13 +000035
Andreas Engel80438612008-09-08 10:17:31 +020036#include "serial_pl01x.h"
wdenk4989f872004-03-14 15:06:13 +000037
38#define IO_WRITE(addr, val) (*(volatile unsigned int *)(addr) = (val))
39#define IO_READ(addr) (*(volatile unsigned int *)(addr))
40
Andreas Engel80438612008-09-08 10:17:31 +020041/*
42 * Integrator AP has two UARTs, we use the first one, at 38400-8-N-1
43 * Integrator CP has two UARTs, use the first one, at 38400-8-N-1
44 * Versatile PB has four UARTs.
45 */
wdenk4989f872004-03-14 15:06:13 +000046#define CONSOLE_PORT CONFIG_CONS_INDEX
47#define baudRate CONFIG_BAUDRATE
wdenkda04a8b2004-08-02 23:22:59 +000048static volatile unsigned char *const port[] = CONFIG_PL01x_PORTS;
49#define NUM_PORTS (sizeof(port)/sizeof(port[0]))
wdenk4989f872004-03-14 15:06:13 +000050
Andreas Engel80438612008-09-08 10:17:31 +020051static void pl01x_putc (int portnum, char c);
52static int pl01x_getc (int portnum);
53static int pl01x_tstc (int portnum);
wdenk4989f872004-03-14 15:06:13 +000054
Andreas Engel80438612008-09-08 10:17:31 +020055#ifdef CFG_PL010_SERIAL
wdenk4989f872004-03-14 15:06:13 +000056
57int serial_init (void)
58{
wdenkc35ba4e2004-03-14 22:25:36 +000059 unsigned int divisor;
wdenk4989f872004-03-14 15:06:13 +000060
wdenkc35ba4e2004-03-14 22:25:36 +000061 /*
62 ** First, disable everything.
63 */
64 IO_WRITE (port[CONSOLE_PORT] + UART_PL010_CR, 0x0);
wdenk4989f872004-03-14 15:06:13 +000065
wdenkc35ba4e2004-03-14 22:25:36 +000066 /*
67 ** Set baud rate
68 **
69 */
70 switch (baudRate) {
71 case 9600:
72 divisor = UART_PL010_BAUD_9600;
73 break;
wdenk4989f872004-03-14 15:06:13 +000074
wdenkc35ba4e2004-03-14 22:25:36 +000075 case 19200:
76 divisor = UART_PL010_BAUD_9600;
77 break;
wdenk4989f872004-03-14 15:06:13 +000078
wdenkc35ba4e2004-03-14 22:25:36 +000079 case 38400:
80 divisor = UART_PL010_BAUD_38400;
81 break;
wdenk4989f872004-03-14 15:06:13 +000082
wdenkc35ba4e2004-03-14 22:25:36 +000083 case 57600:
84 divisor = UART_PL010_BAUD_57600;
85 break;
wdenk4989f872004-03-14 15:06:13 +000086
wdenkc35ba4e2004-03-14 22:25:36 +000087 case 115200:
88 divisor = UART_PL010_BAUD_115200;
89 break;
wdenk4989f872004-03-14 15:06:13 +000090
wdenkc35ba4e2004-03-14 22:25:36 +000091 default:
92 divisor = UART_PL010_BAUD_38400;
93 }
94
95 IO_WRITE (port[CONSOLE_PORT] + UART_PL010_LCRM,
96 ((divisor & 0xf00) >> 8));
97 IO_WRITE (port[CONSOLE_PORT] + UART_PL010_LCRL, (divisor & 0xff));
wdenk4989f872004-03-14 15:06:13 +000098
wdenkc35ba4e2004-03-14 22:25:36 +000099 /*
100 ** Set the UART to be 8 bits, 1 stop bit, no parity, fifo enabled.
101 */
102 IO_WRITE (port[CONSOLE_PORT] + UART_PL010_LCRH,
103 (UART_PL010_LCRH_WLEN_8 | UART_PL010_LCRH_FEN));
wdenk4989f872004-03-14 15:06:13 +0000104
wdenkc35ba4e2004-03-14 22:25:36 +0000105 /*
106 ** Finally, enable the UART
107 */
108 IO_WRITE (port[CONSOLE_PORT] + UART_PL010_CR, (UART_PL010_CR_UARTEN));
wdenk4989f872004-03-14 15:06:13 +0000109
Andreas Engel80438612008-09-08 10:17:31 +0200110 return 0;
wdenk4989f872004-03-14 15:06:13 +0000111}
112
Andreas Engel80438612008-09-08 10:17:31 +0200113#endif /* CFG_PL010_SERIAL */
114
115#ifdef CFG_PL011_SERIAL
116
117int serial_init (void)
118{
119 unsigned int temp;
120 unsigned int divider;
121 unsigned int remainder;
122 unsigned int fraction;
123
124 /*
125 ** First, disable everything.
126 */
127 IO_WRITE (port[CONSOLE_PORT] + UART_PL011_CR, 0x0);
128
129 /*
130 ** Set baud rate
131 **
132 ** IBRD = UART_CLK / (16 * BAUD_RATE)
133 ** FBRD = ROUND((64 * MOD(UART_CLK,(16 * BAUD_RATE))) / (16 * BAUD_RATE))
134 */
135 temp = 16 * baudRate;
136 divider = CONFIG_PL011_CLOCK / temp;
137 remainder = CONFIG_PL011_CLOCK % temp;
138 temp = (8 * remainder) / baudRate;
139 fraction = (temp >> 1) + (temp & 1);
140
141 IO_WRITE (port[CONSOLE_PORT] + UART_PL011_IBRD, divider);
142 IO_WRITE (port[CONSOLE_PORT] + UART_PL011_FBRD, fraction);
143
144 /*
145 ** Set the UART to be 8 bits, 1 stop bit, no parity, fifo enabled.
146 */
147 IO_WRITE (port[CONSOLE_PORT] + UART_PL011_LCRH,
148 (UART_PL011_LCRH_WLEN_8 | UART_PL011_LCRH_FEN));
149
150 /*
151 ** Finally, enable the UART
152 */
153 IO_WRITE (port[CONSOLE_PORT] + UART_PL011_CR,
154 (UART_PL011_CR_UARTEN | UART_PL011_CR_TXE |
155 UART_PL011_CR_RXE));
156
157 return 0;
158}
159
160#endif /* CFG_PL011_SERIAL */
161
wdenkc35ba4e2004-03-14 22:25:36 +0000162void serial_putc (const char c)
wdenk4989f872004-03-14 15:06:13 +0000163{
164 if (c == '\n')
Andreas Engel80438612008-09-08 10:17:31 +0200165 pl01x_putc (CONSOLE_PORT, '\r');
wdenk4989f872004-03-14 15:06:13 +0000166
Andreas Engel80438612008-09-08 10:17:31 +0200167 pl01x_putc (CONSOLE_PORT, c);
wdenk4989f872004-03-14 15:06:13 +0000168}
169
wdenkc35ba4e2004-03-14 22:25:36 +0000170void serial_puts (const char *s)
wdenk4989f872004-03-14 15:06:13 +0000171{
172 while (*s) {
173 serial_putc (*s++);
174 }
175}
176
wdenkc35ba4e2004-03-14 22:25:36 +0000177int serial_getc (void)
wdenk4989f872004-03-14 15:06:13 +0000178{
Andreas Engel80438612008-09-08 10:17:31 +0200179 return pl01x_getc (CONSOLE_PORT);
wdenk4989f872004-03-14 15:06:13 +0000180}
181
wdenkc35ba4e2004-03-14 22:25:36 +0000182int serial_tstc (void)
wdenk4989f872004-03-14 15:06:13 +0000183{
Andreas Engel80438612008-09-08 10:17:31 +0200184 return pl01x_tstc (CONSOLE_PORT);
wdenk4989f872004-03-14 15:06:13 +0000185}
186
wdenkc35ba4e2004-03-14 22:25:36 +0000187void serial_setbrg (void)
wdenk4989f872004-03-14 15:06:13 +0000188{
189}
190
Andreas Engel80438612008-09-08 10:17:31 +0200191static void pl01x_putc (int portnum, char c)
wdenk4989f872004-03-14 15:06:13 +0000192{
wdenkc35ba4e2004-03-14 22:25:36 +0000193 /* Wait until there is space in the FIFO */
Stuart Wood26136ef2008-06-02 16:42:19 -0400194 while (IO_READ (port[portnum] + UART_PL01x_FR) & UART_PL01x_FR_TXFF)
195 WATCHDOG_RESET();
wdenkc35ba4e2004-03-14 22:25:36 +0000196
197 /* Send the character */
198 IO_WRITE (port[portnum] + UART_PL01x_DR, c);
wdenk4989f872004-03-14 15:06:13 +0000199}
200
Andreas Engel80438612008-09-08 10:17:31 +0200201static int pl01x_getc (int portnum)
wdenk4989f872004-03-14 15:06:13 +0000202{
wdenkc35ba4e2004-03-14 22:25:36 +0000203 unsigned int data;
204
205 /* Wait until there is data in the FIFO */
Stuart Wood26136ef2008-06-02 16:42:19 -0400206 while (IO_READ (port[portnum] + UART_PL01x_FR) & UART_PL01x_FR_RXFE)
207 WATCHDOG_RESET();
wdenk4989f872004-03-14 15:06:13 +0000208
wdenkc35ba4e2004-03-14 22:25:36 +0000209 data = IO_READ (port[portnum] + UART_PL01x_DR);
210
211 /* Check for an error flag */
212 if (data & 0xFFFFFF00) {
213 /* Clear the error */
214 IO_WRITE (port[portnum] + UART_PL01x_ECR, 0xFFFFFFFF);
215 return -1;
216 }
217
218 return (int) data;
wdenk4989f872004-03-14 15:06:13 +0000219}
220
Andreas Engel80438612008-09-08 10:17:31 +0200221static int pl01x_tstc (int portnum)
wdenk4989f872004-03-14 15:06:13 +0000222{
Stuart Wood26136ef2008-06-02 16:42:19 -0400223 WATCHDOG_RESET();
wdenkc35ba4e2004-03-14 22:25:36 +0000224 return !(IO_READ (port[portnum] + UART_PL01x_FR) &
225 UART_PL01x_FR_RXFE);
wdenk4989f872004-03-14 15:06:13 +0000226}
227
228#endif