Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7fb9603f7e71aab67ebeafb70f5a21229b7471ec / . / configs / chromebit_mickey_defconfig
blob: 01032e733008f24c7c72788189097f43d1e13e1b [file] [log] [blame]
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]4CONFIG_ROCKCHIP_RK3288=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]5# CONFIG_SPL_MMC_SUPPORT is not set
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]6CONFIG_TARGET_CHROMEBIT_MICKEY=y
7CONFIG_SPL_SPI_FLASH_SUPPORT=y
8CONFIG_SPL_SPI_SUPPORT=y
9CONFIG_SPL_STACK_R_ADDR=0x80000
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-mickey"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]11CONFIG_DEBUG_UART=y
Simon Glass73c18b42017-07-23 21:19:39 -0600[diff] [blame]12CONFIG_ENV_IS_NOWHERE=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]13# CONFIG_DISPLAY_CPUINFO is not set
14CONFIG_SPL_STACK_R=y
15CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]16# CONFIG_CMD_IMLS is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]17CONFIG_CMD_GPT=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]18CONFIG_CMD_MMC=y
19CONFIG_CMD_SF=y
20CONFIG_CMD_SPI=y
21CONFIG_CMD_I2C=y
22CONFIG_CMD_GPIO=y
23# CONFIG_CMD_SETEXPR is not set
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]24CONFIG_CMD_CACHE=y
25CONFIG_CMD_TIME=y
26CONFIG_CMD_PMIC=y
27CONFIG_CMD_REGULATOR=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]28# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]29# CONFIG_SPL_ISO_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]30# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]31CONFIG_SPL_PARTITION_UUIDS=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]32CONFIG_SPL_OF_CONTROL=y
33CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]34CONFIG_SPL_OF_PLATDATA=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]35CONFIG_REGMAP=y
36CONFIG_SPL_REGMAP=y
37CONFIG_SYSCON=y
38CONFIG_SPL_SYSCON=y
39# CONFIG_SPL_SIMPLE_BUS is not set
40CONFIG_CLK=y
41CONFIG_SPL_CLK=y
42CONFIG_ROCKCHIP_GPIO=y
43CONFIG_I2C_CROS_EC_TUNNEL=y
44CONFIG_SYS_I2C_ROCKCHIP=y
45CONFIG_I2C_MUX=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]46CONFIG_DM_KEYBOARD=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]47CONFIG_CROS_EC_KEYB=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]48CONFIG_CROS_EC=y
49CONFIG_CROS_EC_SPI=y
50CONFIG_PWRSEQ=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]51CONFIG_MMC_DW=y
Masahiro Yamadadc607f82017-01-10 13:32:03 +0900[diff] [blame]52CONFIG_MMC_DW_ROCKCHIP=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]53CONFIG_PINCTRL=y
54CONFIG_SPL_PINCTRL=y
55# CONFIG_SPL_PINCTRL_FULL is not set
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]56CONFIG_PINCTRL_ROCKCHIP_RK3288=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]57CONFIG_DM_PMIC=y
58# CONFIG_SPL_PMIC_CHILDREN is not set
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]59CONFIG_PMIC_RK8XX=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]60CONFIG_SPL_DM_REGULATOR=y
61CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]62CONFIG_REGULATOR_RK8XX=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]63CONFIG_PWM_ROCKCHIP=y
64CONFIG_RAM=y
65CONFIG_SPL_RAM=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]66CONFIG_DEBUG_UART_BASE=0xff690000
67CONFIG_DEBUG_UART_CLOCK=24000000
68CONFIG_DEBUG_UART_SHIFT=2
69CONFIG_SYS_NS16550=y
70CONFIG_ROCKCHIP_SERIAL=y
71CONFIG_ROCKCHIP_SPI=y
72CONFIG_SYSRESET=y
73CONFIG_DM_VIDEO=y
74CONFIG_DISPLAY=y
75CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.com735ddea2017-04-17 22:24:23 +0800[diff] [blame]76CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]77CONFIG_USE_TINY_PRINTF=y
78CONFIG_CMD_DHRYSTONE=y
79CONFIG_ERRNO_STR=y
Simon Glassbf8d7bf2016-11-13 14:22:16 -0700[diff] [blame]80# CONFIG_SPL_OF_LIBFDT is not set