blob: db636e4cf84f4762c01b285eb59158505c75fca2 [file] [log] [blame]
Sergey Kubushyne8f39122007-08-10 20:26:18 +02001/*
2 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
3 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02004 * SPDX-License-Identifier: GPL-2.0+
Sergey Kubushyne8f39122007-08-10 20:26:18 +02005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
Sergey Kubushyne8f39122007-08-10 20:26:18 +02009
10/*=======*/
11/* Board */
12/*=======*/
13#define SCHMOOGIE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020014#define CONFIG_SYS_NAND_LARGEPAGE
15#define CONFIG_SYS_USE_NAND
Christian Riesch034a4852011-11-19 00:45:42 +000016#define MACH_TYPE_SCHMOOGIE 1255
17#define CONFIG_MACH_TYPE MACH_TYPE_SCHMOOGIE
18
Sergey Kubushyne8f39122007-08-10 20:26:18 +020019/*===================*/
20/* SoC Configuration */
21/*===================*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020022#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
23#define CONFIG_SYS_HZ_CLOCK 27000000 /* Timer Input clock freq */
David Brownell5f02add2009-05-15 23:44:08 +020024#define CONFIG_SOC_DM644X
Sergey Kubushyne8f39122007-08-10 20:26:18 +020025/*=============*/
26/* Memory Info */
27/*=============*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020028#define CONFIG_SYS_MALLOC_LEN (0x10000 + 256*1024) /* malloc() len */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020029#define CONFIG_SYS_MEMTEST_START 0x80000000 /* memtest start address */
30#define CONFIG_SYS_MEMTEST_END 0x81000000 /* 16MB RAM test */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020031#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020032#define PHYS_SDRAM_1 0x80000000 /* DDR Start */
33#define PHYS_SDRAM_1_SIZE 0x08000000 /* DDR size 128MB */
Wolfgang Denka48499f2008-04-11 15:11:26 +020034#define DDR_4BANKS /* 4-bank DDR2 (128MB) */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020035/*====================*/
36/* Serial Driver info */
37/*====================*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020038#define CONFIG_SYS_NS16550
39#define CONFIG_SYS_NS16550_SERIAL
David Brownellfedd22d2009-04-12 15:38:06 -070040#define CONFIG_SYS_NS16550_REG_SIZE -4 /* NS16550 register size, byteorder */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041#define CONFIG_SYS_NS16550_COM1 0x01c20000 /* Base address of UART0 */
David Brownell1fc59072009-04-12 15:40:16 -070042#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK /* Input clock to NS16550 */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020043#define CONFIG_CONS_INDEX 1 /* use UART0 for console */
44#define CONFIG_BAUDRATE 115200 /* Default baud rate */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020045/*===================*/
46/* I2C Configuration */
47/*===================*/
Vitaly Andrianovbc9cd952014-04-04 13:16:52 -040048#define CONFIG_SYS_I2C
49#define CONFIG_SYS_I2C_DAVINCI
50#define CONFIG_SYS_DAVINCI_I2C_SPEED 80000 /* 100Kbps won't work, silicon bug */
51#define CONFIG_SYS_DAVINCI_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020052/*==================================*/
53/* Network & Ethernet Configuration */
54/*==================================*/
55#define CONFIG_DRIVER_TI_EMAC
56#define CONFIG_MII
Sergey Kubushyne8f39122007-08-10 20:26:18 +020057#define CONFIG_BOOTP_DNS
58#define CONFIG_BOOTP_DNS2
59#define CONFIG_BOOTP_SEND_HOSTNAME
60#define CONFIG_NET_RETRY_COUNT 10
61#define CONFIG_OVERWRITE_ETHADDR_ONCE
62/*=====================*/
63/* Flash & Environment */
64/*=====================*/
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +020065#undef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020066#define CONFIG_SYS_NO_FLASH
Jean-Christophe PLAGNIOL-VILLARDf6812502009-03-30 18:58:39 +020067#define CONFIG_NAND_DAVINCI
Nick Thompson789c8872009-12-12 12:12:26 -050068#define CONFIG_SYS_NAND_CS 2
Jean-Christophe PLAGNIOL-VILLARDdda84dd2008-09-10 22:47:58 +020069#define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020070#define CONFIG_ENV_SECT_SIZE 2048 /* Env sector Size */
Sandeep Paulraj391d1a62009-09-08 17:09:52 -040071#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020072#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020073#define CONFIG_SYS_NAND_BASE 0x02000000
74#define CONFIG_SYS_NAND_HW_ECC
75#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020076#define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020077/*=====================*/
78/* Board related stuff */
79/*=====================*/
80#define CONFIG_RTC_DS1307 /* RTC chip on SCHMOOGIE */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020081#define CONFIG_SYS_I2C_RTC_ADDR 0x6f /* RTC chip I2C address */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020082#define CONFIG_UID_DS28CM00 /* Unique ID on SCHMOOGIE */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020083#define CONFIG_SYS_UID_ADDR 0x50 /* UID chip I2C address */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020084/*==============================*/
85/* U-Boot general configuration */
86/*==============================*/
Sergey Kubushyne8f39122007-08-10 20:26:18 +020087#define CONFIG_MISC_INIT_R
88#undef CONFIG_BOOTDELAY
89#define CONFIG_BOOTFILE "uImage" /* Boot file name */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020090#define CONFIG_SYS_PROMPT "U-Boot > " /* Monitor Command Prompt */
91#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
92#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print buffer sz */
93#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
94#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
95#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* default Linux kernel load address */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020096#define CONFIG_VERSION_VARIABLE
97#define CONFIG_AUTO_COMPLETE /* Won't work with hush so far, may be later */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020098#define CONFIG_SYS_HUSH_PARSER
Sergey Kubushyne8f39122007-08-10 20:26:18 +020099#define CONFIG_CMDLINE_EDITING
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200100#define CONFIG_SYS_LONGHELP
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200101#define CONFIG_CRC32_VERIFY
102#define CONFIG_MX_CYCLIC
103/*===================*/
104/* Linux Information */
105/*===================*/
106#define LINUX_BOOT_PARAM_ADDR 0x80000100
107#define CONFIG_CMDLINE_TAG
108#define CONFIG_SETUP_MEMORY_TAGS
109#define CONFIG_BOOTARGS "mem=56M console=ttyS0,115200n8 root=/dev/hda1 rw noinitrd ip=dhcp"
110#define CONFIG_BOOTCOMMAND "setenv setboot setenv bootargs \\$(bootargs) video=dm64xxfb:output=\\$(videostd);run setboot"
111/*=================*/
112/* U-Boot commands */
113/*=================*/
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200114#define CONFIG_CMD_ASKENV
115#define CONFIG_CMD_DHCP
116#define CONFIG_CMD_DIAG
117#define CONFIG_CMD_I2C
118#define CONFIG_CMD_MII
119#define CONFIG_CMD_PING
120#define CONFIG_CMD_SAVES
121#define CONFIG_CMD_DATE
122#define CONFIG_CMD_NAND
123#undef CONFIG_CMD_EEPROM
Sandeep Paulrajada0a222010-12-11 20:38:35 -0500124
Hadli, Manjunath0dfccbe2012-02-06 00:30:44 +0000125#ifdef CONFIG_CMD_BDI
126#define CONFIG_CLOCKS
127#endif
128
Sandeep Paulrajada0a222010-12-11 20:38:35 -0500129#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
130
131#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
132#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
133#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + \
134 CONFIG_SYS_INIT_RAM_SIZE - \
135 GENERATED_GBL_DATA_SIZE)
136
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200137#endif /* __CONFIG_H */