Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7f8bd5310bce02d02a6a67e81f6afa4b2c7c289c / . / arch / arm / mach-tegra / tegra30 / pinmux.c
blob: 7eb05743b4bc3dcc70f8e2924c4bf0c8e4704369 [file] [log] [blame]
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]1/*
Stephen Warren43eed912014-03-21 12:28:59 -0600[diff] [blame]2 * Copyright (c) 2010-2014, NVIDIA CORPORATION. All rights reserved.
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]3 *
Stephen Warren43eed912014-03-21 12:28:59 -0600[diff] [blame]4 * SPDX-License-Identifier: GPL-2.0+
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]5 */
6
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]7#include <common.h>
8#include <asm/io.h>
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]9#include <asm/arch/pinmux.h>
10
Stephen Warren43eed912014-03-21 12:28:59 -0600[diff] [blame]11#define PIN(pin, f0, f1, f2, f3) \
12 { \
13 .funcs = { \
14 PMUX_FUNC_##f0, \
15 PMUX_FUNC_##f1, \
16 PMUX_FUNC_##f2, \
17 PMUX_FUNC_##f3, \
18 }, \
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]19 }
20
Stephen Warren43eed912014-03-21 12:28:59 -0600[diff] [blame]21#define PIN_RESERVED {}
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]22
Stephen Warren43eed912014-03-21 12:28:59 -0600[diff] [blame]23static const struct pmux_pingrp_desc tegra30_pingroups[] = {
24 /* pin, f0, f1, f2, f3 */
25 /* Offset 0x3000 */
26 PIN(ULPI_DATA0_PO1, SPI3, HSI, UARTA, ULPI),
27 PIN(ULPI_DATA1_PO2, SPI3, HSI, UARTA, ULPI),
28 PIN(ULPI_DATA2_PO3, SPI3, HSI, UARTA, ULPI),
29 PIN(ULPI_DATA3_PO4, SPI3, HSI, UARTA, ULPI),
30 PIN(ULPI_DATA4_PO5, SPI2, HSI, UARTA, ULPI),
31 PIN(ULPI_DATA5_PO6, SPI2, HSI, UARTA, ULPI),
32 PIN(ULPI_DATA6_PO7, SPI2, HSI, UARTA, ULPI),
33 PIN(ULPI_DATA7_PO0, SPI2, HSI, UARTA, ULPI),
34 PIN(ULPI_CLK_PY0, SPI1, RSVD2, UARTD, ULPI),
35 PIN(ULPI_DIR_PY1, SPI1, RSVD2, UARTD, ULPI),
36 PIN(ULPI_NXT_PY2, SPI1, RSVD2, UARTD, ULPI),
37 PIN(ULPI_STP_PY3, SPI1, RSVD2, UARTD, ULPI),
38 PIN(DAP3_FS_PP0, I2S2, RSVD2, DISPLAYA, DISPLAYB),
39 PIN(DAP3_DIN_PP1, I2S2, RSVD2, DISPLAYA, DISPLAYB),
40 PIN(DAP3_DOUT_PP2, I2S2, RSVD2, DISPLAYA, DISPLAYB),
41 PIN(DAP3_SCLK_PP3, I2S2, RSVD2, DISPLAYA, DISPLAYB),
42 PIN(PV0, RSVD1, RSVD2, RSVD3, RSVD4),
43 PIN(PV1, RSVD1, RSVD2, RSVD3, RSVD4),
44 PIN(SDMMC1_CLK_PZ0, SDMMC1, RSVD2, RSVD3, UARTA),
45 PIN(SDMMC1_CMD_PZ1, SDMMC1, RSVD2, RSVD3, UARTA),
46 PIN(SDMMC1_DAT3_PY4, SDMMC1, RSVD2, UARTE, UARTA),
47 PIN(SDMMC1_DAT2_PY5, SDMMC1, RSVD2, UARTE, UARTA),
48 PIN(SDMMC1_DAT1_PY6, SDMMC1, RSVD2, UARTE, UARTA),
49 PIN(SDMMC1_DAT0_PY7, SDMMC1, RSVD2, UARTE, UARTA),
50 PIN(PV2, OWR, RSVD2, RSVD3, RSVD4),
51 PIN(PV3, CLK_12M_OUT, RSVD2, RSVD3, RSVD4),
52 PIN(CLK2_OUT_PW5, EXTPERIPH2, RSVD2, RSVD3, RSVD4),
53 PIN(CLK2_REQ_PCC5, DAP, RSVD2, RSVD3, RSVD4),
54 PIN(LCD_PWR1_PC1, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
55 PIN(LCD_PWR2_PC6, DISPLAYA, DISPLAYB, SPI5, HDCP),
56 PIN(LCD_SDIN_PZ2, DISPLAYA, DISPLAYB, SPI5, RSVD4),
57 PIN(LCD_SDOUT_PN5, DISPLAYA, DISPLAYB, SPI5, HDCP),
58 PIN(LCD_WR_N_PZ3, DISPLAYA, DISPLAYB, SPI5, HDCP),
59 PIN(LCD_CS0_N_PN4, DISPLAYA, DISPLAYB, SPI5, RSVD4),
60 PIN(LCD_DC0_PN6, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
61 PIN(LCD_SCK_PZ4, DISPLAYA, DISPLAYB, SPI5, HDCP),
62 PIN(LCD_PWR0_PB2, DISPLAYA, DISPLAYB, SPI5, HDCP),
63 PIN(LCD_PCLK_PB3, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
64 PIN(LCD_DE_PJ1, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
65 PIN(LCD_HSYNC_PJ3, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
66 PIN(LCD_VSYNC_PJ4, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
67 PIN(LCD_D0_PE0, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
68 PIN(LCD_D1_PE1, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
69 PIN(LCD_D2_PE2, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
70 PIN(LCD_D3_PE3, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
71 PIN(LCD_D4_PE4, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
72 PIN(LCD_D5_PE5, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
73 PIN(LCD_D6_PE6, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
74 PIN(LCD_D7_PE7, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
75 PIN(LCD_D8_PF0, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
76 PIN(LCD_D9_PF1, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
77 PIN(LCD_D10_PF2, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
78 PIN(LCD_D11_PF3, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
79 PIN(LCD_D12_PF4, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
80 PIN(LCD_D13_PF5, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
81 PIN(LCD_D14_PF6, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
82 PIN(LCD_D15_PF7, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
83 PIN(LCD_D16_PM0, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
84 PIN(LCD_D17_PM1, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
85 PIN(LCD_D18_PM2, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
86 PIN(LCD_D19_PM3, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
87 PIN(LCD_D20_PM4, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
88 PIN(LCD_D21_PM5, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
89 PIN(LCD_D22_PM6, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
90 PIN(LCD_D23_PM7, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
91 PIN(LCD_CS1_N_PW0, DISPLAYA, DISPLAYB, SPI5, RSVD4),
92 PIN(LCD_M1_PW1, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
93 PIN(LCD_DC1_PD2, DISPLAYA, DISPLAYB, RSVD3, RSVD4),
94 PIN(HDMI_INT_PN7, HDMI, RSVD2, RSVD3, RSVD4),
95 PIN(DDC_SCL_PV4, I2C4, RSVD2, RSVD3, RSVD4),
96 PIN(DDC_SDA_PV5, I2C4, RSVD2, RSVD3, RSVD4),
97 PIN(CRT_HSYNC_PV6, CRT, RSVD2, RSVD3, RSVD4),
98 PIN(CRT_VSYNC_PV7, CRT, RSVD2, RSVD3, RSVD4),
99 PIN(VI_D0_PT4, DDR, RSVD2, VI, RSVD4),
100 PIN(VI_D1_PD5, DDR, SDMMC2, VI, RSVD4),
101 PIN(VI_D2_PL0, DDR, SDMMC2, VI, RSVD4),
102 PIN(VI_D3_PL1, DDR, SDMMC2, VI, RSVD4),
103 PIN(VI_D4_PL2, DDR, SDMMC2, VI, RSVD4),
104 PIN(VI_D5_PL3, DDR, SDMMC2, VI, RSVD4),
105 PIN(VI_D6_PL4, DDR, SDMMC2, VI, RSVD4),
106 PIN(VI_D7_PL5, DDR, SDMMC2, VI, RSVD4),
107 PIN(VI_D8_PL6, DDR, SDMMC2, VI, RSVD4),
108 PIN(VI_D9_PL7, DDR, SDMMC2, VI, RSVD4),
109 PIN(VI_D10_PT2, DDR, RSVD2, VI, RSVD4),
110 PIN(VI_D11_PT3, DDR, RSVD2, VI, RSVD4),
111 PIN(VI_PCLK_PT0, RSVD1, SDMMC2, VI, RSVD4),
112 PIN(VI_MCLK_PT1, VI, VI_ALT1, VI_ALT2, VI_ALT3),
113 PIN(VI_VSYNC_PD6, DDR, RSVD2, VI, RSVD4),
114 PIN(VI_HSYNC_PD7, DDR, RSVD2, VI, RSVD4),
115 PIN(UART2_RXD_PC3, UARTB, SPDIF, UARTA, SPI4),
116 PIN(UART2_TXD_PC2, UARTB, SPDIF, UARTA, SPI4),
117 PIN(UART2_RTS_N_PJ6, UARTA, UARTB, GMI, SPI4),
118 PIN(UART2_CTS_N_PJ5, UARTA, UARTB, GMI, SPI4),
119 PIN(UART3_TXD_PW6, UARTC, RSVD2, GMI, RSVD4),
120 PIN(UART3_RXD_PW7, UARTC, RSVD2, GMI, RSVD4),
121 PIN(UART3_CTS_N_PA1, UARTC, RSVD2, GMI, RSVD4),
122 PIN(UART3_RTS_N_PC0, UARTC, PWM0, GMI, RSVD4),
123 PIN(PU0, OWR, UARTA, GMI, RSVD4),
124 PIN(PU1, RSVD1, UARTA, GMI, RSVD4),
125 PIN(PU2, RSVD1, UARTA, GMI, RSVD4),
126 PIN(PU3, PWM0, UARTA, GMI, RSVD4),
127 PIN(PU4, PWM1, UARTA, GMI, RSVD4),
128 PIN(PU5, PWM2, UARTA, GMI, RSVD4),
129 PIN(PU6, PWM3, UARTA, GMI, RSVD4),
130 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
131 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
132 PIN(DAP4_FS_PP4, I2S3, RSVD2, GMI, RSVD4),
133 PIN(DAP4_DIN_PP5, I2S3, RSVD2, GMI, RSVD4),
134 PIN(DAP4_DOUT_PP6, I2S3, RSVD2, GMI, RSVD4),
135 PIN(DAP4_SCLK_PP7, I2S3, RSVD2, GMI, RSVD4),
136 PIN(CLK3_OUT_PEE0, EXTPERIPH3, RSVD2, RSVD3, RSVD4),
137 PIN(CLK3_REQ_PEE1, DEV3, RSVD2, RSVD3, RSVD4),
138 PIN(GMI_WP_N_PC7, RSVD1, NAND, GMI, GMI_ALT),
139 PIN(GMI_IORDY_PI5, RSVD1, NAND, GMI, RSVD4),
140 PIN(GMI_WAIT_PI7, RSVD1, NAND, GMI, RSVD4),
141 PIN(GMI_ADV_N_PK0, RSVD1, NAND, GMI, RSVD4),
142 PIN(GMI_CLK_PK1, RSVD1, NAND, GMI, RSVD4),
143 PIN(GMI_CS0_N_PJ0, RSVD1, NAND, GMI, DTV),
144 PIN(GMI_CS1_N_PJ2, RSVD1, NAND, GMI, DTV),
145 PIN(GMI_CS2_N_PK3, RSVD1, NAND, GMI, RSVD4),
146 PIN(GMI_CS3_N_PK4, RSVD1, NAND, GMI, GMI_ALT),
147 PIN(GMI_CS4_N_PK2, RSVD1, NAND, GMI, RSVD4),
148 PIN(GMI_CS6_N_PI3, NAND, NAND_ALT, GMI, SATA),
149 PIN(GMI_CS7_N_PI6, NAND, NAND_ALT, GMI, GMI_ALT),
150 PIN(GMI_AD0_PG0, RSVD1, NAND, GMI, RSVD4),
151 PIN(GMI_AD1_PG1, RSVD1, NAND, GMI, RSVD4),
152 PIN(GMI_AD2_PG2, RSVD1, NAND, GMI, RSVD4),
153 PIN(GMI_AD3_PG3, RSVD1, NAND, GMI, RSVD4),
154 PIN(GMI_AD4_PG4, RSVD1, NAND, GMI, RSVD4),
155 PIN(GMI_AD5_PG5, RSVD1, NAND, GMI, RSVD4),
156 PIN(GMI_AD6_PG6, RSVD1, NAND, GMI, RSVD4),
157 PIN(GMI_AD7_PG7, RSVD1, NAND, GMI, RSVD4),
158 PIN(GMI_AD8_PH0, PWM0, NAND, GMI, RSVD4),
159 PIN(GMI_AD9_PH1, PWM1, NAND, GMI, RSVD4),
160 PIN(GMI_AD10_PH2, PWM2, NAND, GMI, RSVD4),
161 PIN(GMI_AD11_PH3, PWM3, NAND, GMI, RSVD4),
162 PIN(GMI_AD12_PH4, RSVD1, NAND, GMI, RSVD4),
163 PIN(GMI_AD13_PH5, RSVD1, NAND, GMI, RSVD4),
164 PIN(GMI_AD14_PH6, RSVD1, NAND, GMI, RSVD4),
165 PIN(GMI_AD15_PH7, RSVD1, NAND, GMI, RSVD4),
166 PIN(GMI_A16_PJ7, UARTD, SPI4, GMI, GMI_ALT),
167 PIN(GMI_A17_PB0, UARTD, SPI4, GMI, DTV),
168 PIN(GMI_A18_PB1, UARTD, SPI4, GMI, DTV),
169 PIN(GMI_A19_PK7, UARTD, SPI4, GMI, RSVD4),
170 PIN(GMI_WR_N_PI0, RSVD1, NAND, GMI, RSVD4),
171 PIN(GMI_OE_N_PI1, RSVD1, NAND, GMI, RSVD4),
172 PIN(GMI_DQS_PI2, RSVD1, NAND, GMI, RSVD4),
173 PIN(GMI_RST_N_PI4, NAND, NAND_ALT, GMI, RSVD4),
174 PIN(GEN2_I2C_SCL_PT5, I2C2, HDCP, GMI, RSVD4),
175 PIN(GEN2_I2C_SDA_PT6, I2C2, HDCP, GMI, RSVD4),
176 PIN(SDMMC4_CLK_PCC4, INVALID, NAND, GMI, SDMMC4),
177 PIN(SDMMC4_CMD_PT7, I2C3, NAND, GMI, SDMMC4),
178 PIN(SDMMC4_DAT0_PAA0, UARTE, SPI3, GMI, SDMMC4),
179 PIN(SDMMC4_DAT1_PAA1, UARTE, SPI3, GMI, SDMMC4),
180 PIN(SDMMC4_DAT2_PAA2, UARTE, SPI3, GMI, SDMMC4),
181 PIN(SDMMC4_DAT3_PAA3, UARTE, SPI3, GMI, SDMMC4),
182 PIN(SDMMC4_DAT4_PAA4, I2C3, I2S4, GMI, SDMMC4),
183 PIN(SDMMC4_DAT5_PAA5, VGP3, I2S4, GMI, SDMMC4),
184 PIN(SDMMC4_DAT6_PAA6, VGP4, I2S4, GMI, SDMMC4),
185 PIN(SDMMC4_DAT7_PAA7, VGP5, I2S4, GMI, SDMMC4),
186 PIN(SDMMC4_RST_N_PCC3, VGP6, RSVD2, RSVD3, SDMMC4),
187 PIN(CAM_MCLK_PCC0, VI, VI_ALT1, VI_ALT3, SDMMC4),
188 PIN(PCC1, I2S4, RSVD2, RSVD3, SDMMC4),
189 PIN(PBB0, I2S4, RSVD2, RSVD3, SDMMC4),
190 PIN(CAM_I2C_SCL_PBB1, VGP1, I2C3, RSVD3, SDMMC4),
191 PIN(CAM_I2C_SDA_PBB2, VGP2, I2C3, RSVD3, SDMMC4),
192 PIN(PBB3, VGP3, DISPLAYA, DISPLAYB, SDMMC4),
193 PIN(PBB4, VGP4, DISPLAYA, DISPLAYB, SDMMC4),
194 PIN(PBB5, VGP5, DISPLAYA, DISPLAYB, SDMMC4),
195 PIN(PBB6, VGP6, DISPLAYA, DISPLAYB, SDMMC4),
196 PIN(PBB7, I2S4, RSVD2, RSVD3, SDMMC4),
197 PIN(PCC2, I2S4, RSVD2, RSVD3, RSVD4),
198 PIN(JTAG_RTCK_PU7, RTCK, RSVD2, RSVD3, RSVD4),
199 PIN(PWR_I2C_SCL_PZ6, I2CPWR, RSVD2, RSVD3, RSVD4),
200 PIN(PWR_I2C_SDA_PZ7, I2CPWR, RSVD2, RSVD3, RSVD4),
201 PIN(KB_ROW0_PR0, KBC, NAND, RSVD3, RSVD4),
202 PIN(KB_ROW1_PR1, KBC, NAND, RSVD3, RSVD4),
203 PIN(KB_ROW2_PR2, KBC, NAND, RSVD3, RSVD4),
204 PIN(KB_ROW3_PR3, KBC, NAND, RSVD3, INVALID),
205 PIN(KB_ROW4_PR4, KBC, NAND, TRACE, RSVD4),
206 PIN(KB_ROW5_PR5, KBC, NAND, TRACE, OWR),
207 PIN(KB_ROW6_PR6, KBC, NAND, SDMMC2, MIO),
208 PIN(KB_ROW7_PR7, KBC, NAND, SDMMC2, MIO),
209 PIN(KB_ROW8_PS0, KBC, NAND, SDMMC2, MIO),
210 PIN(KB_ROW9_PS1, KBC, NAND, SDMMC2, MIO),
211 PIN(KB_ROW10_PS2, KBC, NAND, SDMMC2, MIO),
212 PIN(KB_ROW11_PS3, KBC, NAND, SDMMC2, MIO),
213 PIN(KB_ROW12_PS4, KBC, NAND, SDMMC2, MIO),
214 PIN(KB_ROW13_PS5, KBC, NAND, SDMMC2, MIO),
215 PIN(KB_ROW14_PS6, KBC, NAND, SDMMC2, MIO),
216 PIN(KB_ROW15_PS7, KBC, NAND, SDMMC2, MIO),
217 PIN(KB_COL0_PQ0, KBC, NAND, TRACE, TEST),
218 PIN(KB_COL1_PQ1, KBC, NAND, TRACE, TEST),
219 PIN(KB_COL2_PQ2, KBC, NAND, TRACE, RSVD4),
220 PIN(KB_COL3_PQ3, KBC, NAND, TRACE, RSVD4),
221 PIN(KB_COL4_PQ4, KBC, NAND, TRACE, RSVD4),
222 PIN(KB_COL5_PQ5, KBC, NAND, TRACE, RSVD4),
223 PIN(KB_COL6_PQ6, KBC, NAND, TRACE, MIO),
224 PIN(KB_COL7_PQ7, KBC, NAND, TRACE, MIO),
225 PIN(CLK_32K_OUT_PA0, BLINK, RSVD2, RSVD3, RSVD4),
226 PIN(SYS_CLK_REQ_PZ5, SYSCLK, RSVD2, RSVD3, RSVD4),
227 PIN(CORE_PWR_REQ, CORE_PWR_REQ, RSVD2, RSVD3, RSVD4),
228 PIN(CPU_PWR_REQ, CPU_PWR_REQ, RSVD2, RSVD3, RSVD4),
229 PIN(PWR_INT_N, PWR_INT_N, RSVD2, RSVD3, RSVD4),
230 PIN(CLK_32K_IN, CLK_32K_IN, RSVD2, RSVD3, RSVD4),
231 PIN(OWR, OWR, CEC, RSVD3, RSVD4),
232 PIN(DAP1_FS_PN0, I2S0, HDA, GMI, SDMMC2),
233 PIN(DAP1_DIN_PN1, I2S0, HDA, GMI, SDMMC2),
234 PIN(DAP1_DOUT_PN2, I2S0, HDA, GMI, SDMMC2),
235 PIN(DAP1_SCLK_PN3, I2S0, HDA, GMI, SDMMC2),
236 PIN(CLK1_REQ_PEE2, DAP, HDA, RSVD3, RSVD4),
237 PIN(CLK1_OUT_PW4, EXTPERIPH1, RSVD2, RSVD3, RSVD4),
238 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
239 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
240 PIN(DAP2_FS_PA2, I2S1, HDA, RSVD3, GMI),
241 PIN(DAP2_DIN_PA4, I2S1, HDA, RSVD3, GMI),
242 PIN(DAP2_DOUT_PA5, I2S1, HDA, RSVD3, GMI),
243 PIN(DAP2_SCLK_PA3, I2S1, HDA, RSVD3, GMI),
244 PIN(SPI2_MOSI_PX0, SPI6, SPI2, SPI3, GMI),
245 PIN(SPI2_MISO_PX1, SPI6, SPI2, SPI3, GMI),
246 PIN(SPI2_CS0_N_PX3, SPI6, SPI2, SPI3, GMI),
247 PIN(SPI2_SCK_PX2, SPI6, SPI2, SPI3, GMI),
248 PIN(SPI1_MOSI_PX4, SPI2, SPI1, SPI2_ALT, GMI),
249 PIN(SPI1_SCK_PX5, SPI2, SPI1, SPI2_ALT, GMI),
250 PIN(SPI1_CS0_N_PX6, SPI2, SPI1, SPI2_ALT, GMI),
251 PIN(SPI1_MISO_PX7, SPI3, SPI1, SPI2_ALT, RSVD4),
252 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
253 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
254 PIN(SDMMC3_CLK_PA6, UARTA, PWM2, SDMMC3, SPI3),
255 PIN(SDMMC3_CMD_PA7, UARTA, PWM3, SDMMC3, SPI2),
256 PIN(SDMMC3_DAT0_PB7, RSVD1, RSVD2, SDMMC3, SPI3),
257 PIN(SDMMC3_DAT1_PB6, RSVD1, RSVD2, SDMMC3, SPI3),
258 PIN(SDMMC3_DAT2_PB5, RSVD1, PWM1, SDMMC3, SPI3),
259 PIN(SDMMC3_DAT3_PB4, RSVD1, PWM0, SDMMC3, SPI3),
260 PIN(SDMMC3_DAT4_PD1, PWM1, SPI4, SDMMC3, SPI2),
261 PIN(SDMMC3_DAT5_PD0, PWM0, SPI4, SDMMC3, SPI2),
262 PIN(SDMMC3_DAT6_PD3, SPDIF, SPI4, SDMMC3, SPI2),
263 PIN(SDMMC3_DAT7_PD4, SPDIF, SPI4, SDMMC3, SPI2),
264 PIN(PEX_L0_PRSNT_N_PDD0, PCIE, HDA, RSVD3, RSVD4),
265 PIN(PEX_L0_RST_N_PDD1, PCIE, HDA, RSVD3, RSVD4),
266 PIN(PEX_L0_CLKREQ_N_PDD2, PCIE, HDA, RSVD3, RSVD4),
267 PIN(PEX_WAKE_N_PDD3, PCIE, HDA, RSVD3, RSVD4),
268 PIN(PEX_L1_PRSNT_N_PDD4, PCIE, HDA, RSVD3, RSVD4),
269 PIN(PEX_L1_RST_N_PDD5, PCIE, HDA, RSVD3, RSVD4),
270 PIN(PEX_L1_CLKREQ_N_PDD6, PCIE, HDA, RSVD3, RSVD4),
271 PIN(PEX_L2_PRSNT_N_PDD7, PCIE, HDA, RSVD3, RSVD4),
272 PIN(PEX_L2_RST_N_PCC6, PCIE, HDA, RSVD3, RSVD4),
273 PIN(PEX_L2_CLKREQ_N_PCC7, PCIE, HDA, RSVD3, RSVD4),
274 PIN(HDMI_CEC_PEE3, CEC, RSVD2, RSVD3, RSVD4),
Tom Warren61c6d0e2012-12-11 13:34:15 +0000[diff] [blame]275};
Stephen Warrenf4df6052014-03-21 12:28:56 -0600[diff] [blame]276const struct pmux_pingrp_desc *tegra_soc_pingroups = tegra30_pingroups;