Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7ec28988873d75459faf5728f0080ece09f1471d / . / configs / sama5d2_xplained_spiflash_defconfig
blob: 1d43c77adeb420a7af56590cf73a896244eaf04d [file] [log] [blame]
Wenyou Yangc64a75a2015-10-30 09:55:52 +0800[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]3CONFIG_ARCH_CPU_INIT=y
Wenyou Yangc64a75a2015-10-30 09:55:52 +0800[diff] [blame]4CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]5CONFIG_SYS_TEXT_BASE=0x26f00000
Wenyou Yangc64a75a2015-10-30 09:55:52 +0800[diff] [blame]6CONFIG_TARGET_SAMA5D2_XPLAINED=y
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]7CONFIG_SPL_GPIO=y
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]8CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]9CONFIG_SPL_LIBGENERIC_SUPPORT=y
Wenyou Yanga4db4492017-03-23 14:26:28 +0800[diff] [blame]10CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]11CONFIG_NR_DRAM_BANKS=1
Markus Klotzbuecher7bd60e62019-05-15 15:15:54 +0200[diff] [blame]12CONFIG_ENV_SIZE=0x2000
13CONFIG_ENV_OFFSET=0x6000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]14CONFIG_ENV_SECT_SIZE=0x1000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]15CONFIG_DM_GPIO=y
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]16CONFIG_SPL_DM_SPI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]17CONFIG_DEFAULT_DEVICE_TREE="at91-sama5d2_xplained"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]18CONFIG_SPL_TEXT_BASE=0x200000
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]19CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]20CONFIG_SPL_DRIVERS_MISC=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]21CONFIG_SPL=y
22CONFIG_DEBUG_UART_BOARD_INIT=y
23CONFIG_DEBUG_UART_BASE=0xf8020000
24CONFIG_DEBUG_UART_CLOCK=83000000
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]25CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]26CONFIG_SPL_SPI=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]27CONFIG_DEBUG_UART=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]28CONFIG_ENV_VARS_UBOOT_CONFIG=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]29CONFIG_SYS_LOAD_ADDR=0x22000000
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]30CONFIG_FIT=y
Wenyou Yange035ea72017-09-14 11:07:44 +0800[diff] [blame]31CONFIG_SPI_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]32CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]33CONFIG_USE_BOOTARGS=y
Eugen Hristev8b252f12018-05-11 11:14:32 +0300[diff] [blame]34CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk root=/dev/mmcblk0p1 rw rootwait"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]35# CONFIG_DISPLAY_BOARDINFO is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]36CONFIG_MISC_INIT_R=y
Tom Rini90fa4e92020-07-06 15:46:38 -0400[diff] [blame]37CONFIG_SPL_DM_SPI_FLASH=y
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]38CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]39CONFIG_SYS_SPI_U_BOOT_OFFS=0x10000
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]40CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_BOOTZ=y
Wenyou Yangc64a75a2015-10-30 09:55:52 +0800[diff] [blame]42# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]43CONFIG_CMD_I2C=y
44# CONFIG_CMD_LOADS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]45CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]46CONFIG_CMD_USB=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]47CONFIG_CMD_DHCP=y
48CONFIG_CMD_PING=y
Eugen Hristev858f8d52021-05-26 16:05:57 +0300[diff] [blame]49CONFIG_CMD_HASH=y
50CONFIG_HASH_VERIFY=y
Eugen Hristev0ff07d22018-05-09 13:08:01 +0300[diff] [blame]51CONFIG_CMD_EXT4=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]52CONFIG_CMD_FAT=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]53CONFIG_OF_CONTROL=y
54CONFIG_SPL_OF_CONTROL=y
Wenyou Yanga4db4492017-03-23 14:26:28 +0800[diff] [blame]55CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]56CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]57CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]58CONFIG_DM=y
59CONFIG_SPL_DM=y
Wenyou Yanga4db4492017-03-23 14:26:28 +0800[diff] [blame]60CONFIG_SPL_DM_SEQ_ALIAS=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]61CONFIG_CLK=y
62CONFIG_SPL_CLK=y
63CONFIG_CLK_AT91=y
64CONFIG_AT91_UTMI=y
65CONFIG_AT91_H32MX=y
66CONFIG_AT91_GENERIC_CLK=y
67CONFIG_ATMEL_PIO4=y
68CONFIG_DM_I2C=y
69CONFIG_SYS_I2C_AT91=y
Wenyou Yanga1e24ec2017-09-01 16:26:17 +0800[diff] [blame]70CONFIG_I2C_EEPROM=y
Masahiro Yamada7db8c172016-12-07 22:10:28 +0900[diff] [blame]71CONFIG_MMC_SDHCI=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]72CONFIG_MMC_SDHCI_ATMEL=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]73CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]74CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]75CONFIG_SF_DEFAULT_SPEED=30000000
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]76CONFIG_SPI_FLASH_ATMEL=y
Tudor Ambarus45d27642019-06-18 08:51:53 +0000[diff] [blame]77CONFIG_SPI_FLASH_MACRONIX=y
78CONFIG_SPI_FLASH_SPANSION=y
79CONFIG_SPI_FLASH_STMICRO=y
80CONFIG_SPI_FLASH_SST=y
Wenyou Yang69b73012017-03-23 14:26:24 +0800[diff] [blame]81CONFIG_DM_ETH=y
82CONFIG_MACB=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]83CONFIG_PINCTRL=y
Wenyou Yanga4db4492017-03-23 14:26:28 +0800[diff] [blame]84CONFIG_SPL_PINCTRL=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]85CONFIG_PINCTRL_AT91PIO4=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]86CONFIG_DM_SERIAL=y
Wenyou Yang113e1d12016-10-17 09:55:26 +0800[diff] [blame]87CONFIG_DEBUG_UART_ANNOUNCE=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]88CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]89CONFIG_SPI=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]90CONFIG_DM_SPI=y
Tudor Ambarus45d27642019-06-18 08:51:53 +0000[diff] [blame]91CONFIG_ATMEL_QSPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]92CONFIG_TIMER=y
93CONFIG_SPL_TIMER=y
94CONFIG_ATMEL_PIT_TIMER=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]95CONFIG_USB=y
Wenyou Yang904c7742016-10-17 09:55:23 +0800[diff] [blame]96CONFIG_USB_EHCI_HCD=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]97CONFIG_USB_STORAGE=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]98CONFIG_USB_GADGET=y
Sam Protsenkob4a0bf72016-04-13 14:20:25 +0300[diff] [blame]99CONFIG_USB_GADGET_ATMEL_USBA=y
Wenyou Yang3ec18a62017-09-18 15:25:57 +0800[diff] [blame]100CONFIG_DM_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]101# CONFIG_VIDEO_BPP8 is not set
102# CONFIG_VIDEO_BPP32 is not set
Wenyou Yang3ec18a62017-09-18 15:25:57 +0800[diff] [blame]103CONFIG_ATMEL_HLCD=y
Eugen Hristev20913262018-09-18 10:35:37 +0300[diff] [blame]104CONFIG_W1=y
105CONFIG_W1_GPIO=y
106CONFIG_W1_EEPROM=y
107CONFIG_W1_EEPROM_DS24XXX=y
Eugen Hristevba4c76f2018-09-18 10:35:48 +0300[diff] [blame]108CONFIG_OF_LIBFDT_OVERLAY=y