blob: 565b4617b01fc9bcb5246e07229e6257bc0c73d3 [file] [log] [blame]
Jagan Tekid3c38282018-05-07 13:03:26 +05301#
2# Phy drivers for Allwinner platforms
3#
4config PHY_SUN4I_USB
5 bool "Allwinner Sun4I USB PHY driver"
6 depends on ARCH_SUNXI
Andre Przywara7eb54e92023-06-12 00:32:37 +01007 depends on !MACH_SUN9I
8 depends on !MACH_SUN50I_H616
9 default n if MACH_SUN8I_V3S
10 default y
Samuel Hollandc70137c2021-09-12 09:22:42 -050011 select DM_REGULATOR
Jagan Tekid3c38282018-05-07 13:03:26 +053012 select PHY
13 help
14 Enable this to support the transceiver that is part of Allwinner
15 sunxi SoCs.
16
17 This driver controls the entire USB PHY block, both the USB OTG
Andre Przywara7eb54e92023-06-12 00:32:37 +010018 parts, as well as the regular USB HCI host PHYs.
Samuel Holland208d99e2021-07-05 13:29:01 +010019
Samuel Hollandacfdc462022-07-14 23:09:19 -050020config INITIAL_USB_SCAN_DELAY
21 int "Delay initial USB scan by x ms to allow builtin devices to init"
22 depends on PHY_SUN4I_USB
23 default 0
24 help
25 Some boards have on board usb devices which need longer than
26 the USB spec's 1 second to connect from board powerup. Set
27 this option to a nonzero value to add an extra delay before
28 the first USB bus scan.
29
Samuel Holland208d99e2021-07-05 13:29:01 +010030config PHY_SUN50I_USB3
31 bool "Allwinner sun50i USB3 PHY driver"
32 depends on ARCH_SUNXI
33 select PHY
34 help
35 Enable this to support the USB3 transceiver that is part of
36 Allwinner sun50i SoCs.