Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7e9b0c4121e3a2008441e880d06fe3a1b15e09e0 / . / configs / UTOO_P66_defconfig
blob: 46e697ab1c0f071b8e2fec0ac02926f9aba0496b [file] [log] [blame]
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
3CONFIG_MACH_SUN5I=y
4CONFIG_DRAM_CLK=432
5CONFIG_DRAM_EMR1=0
6CONFIG_MMC0_CD_PIN="PG0"
7CONFIG_MMC_SUNXI_SLOT_EXTRA=2
Hans de Goede5b8dc742015-02-16 19:47:43 +0100[diff] [blame]8CONFIG_USB0_VBUS_PIN="PB04"
9CONFIG_USB0_VBUS_DET="PG01"
Hans de Goede17cd81c2015-08-01 14:42:40 +0200[diff] [blame]10CONFIG_USB0_ID_DET="PG2"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]11CONFIG_AXP_GPIO=y
Hans de Goedee161ba42015-08-06 13:06:50 +0200[diff] [blame]12# CONFIG_VIDEO_HDMI is not set
Hans de Goede5b8dc742015-02-16 19:47:43 +0100[diff] [blame]13CONFIG_VIDEO_LCD_MODE="x:480,y:800,depth:18,pclk_khz:25000,le:2,ri:93,up:2,lo:93,hs:1,vs:1,sync:3,vmode:0"
14CONFIG_VIDEO_LCD_DCLK_PHASE=0
15CONFIG_VIDEO_LCD_POWER="PG4"
16CONFIG_VIDEO_LCD_RESET="PG11"
17CONFIG_VIDEO_LCD_BL_EN="AXP0-1"
18CONFIG_VIDEO_LCD_BL_PWM="PB2"
19CONFIG_VIDEO_LCD_TL059WV5C0=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]20CONFIG_DEFAULT_DEVICE_TREE="sun5i-a13-utoo-p66"
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]21# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]22CONFIG_SPL=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]23CONFIG_OF_BOARD_SETUP=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]24# CONFIG_CMD_IMLS is not set
25# CONFIG_CMD_FLASH is not set
26# CONFIG_CMD_FPGA is not set
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]27CONFIG_CMD_GPIO=y
Tom Rini10e87172015-06-30 16:51:15 -0400[diff] [blame]28# CONFIG_REQUIRE_SERIAL_CONSOLE is not set
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]29CONFIG_USB_MUSB_HOST=y