Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7de097f273ae68e9ffe1dece8f637446e1861f0c / . / configs / sama5d27_giantboard_defconfig
blob: 27497c53317fdad38ebe1c3db4e32403d658b463 [file] [log] [blame]
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]3CONFIG_ARCH_CPU_INIT=y
4CONFIG_ARCH_AT91=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x23f00000
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]6CONFIG_TARGET_SAMA5D27_SOM1_EK=y
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]7CONFIG_SPL_GPIO=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]8CONFIG_SPL_LIBCOMMON_SUPPORT=y
9CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]10CONFIG_NR_DRAM_BANKS=1
11CONFIG_ENV_SIZE=0x4000
12CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="at91-sama5d27_giantboard"
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]14CONFIG_SPL_TEXT_BASE=0x200000
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]15CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]16CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]17CONFIG_SPL_DRIVERS_MISC=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]18CONFIG_SPL=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]19CONFIG_DEBUG_UART_BASE=0xf8020000
20CONFIG_DEBUG_UART_CLOCK=82000000
Tom Rini7c027e02022-06-20 08:13:12 -0400[diff] [blame]21CONFIG_DEBUG_UART_BOARD_INIT=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]22CONFIG_SPL_FS_FAT=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]23CONFIG_SPL_LIBDISK_SUPPORT=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x22000000
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]25CONFIG_DEBUG_UART=y
26CONFIG_ENV_VARS_UBOOT_CONFIG=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]27CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
28CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x22003ef0
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]29CONFIG_FIT=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]30CONFIG_SD_BOOT=y
31CONFIG_BOOTDELAY=3
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]32CONFIG_AUTOBOOT_KEYED=y
33CONFIG_AUTOBOOT_PROMPT="Hit SPACE in %d seconds to stop autoboot.\n"
34CONFIG_AUTOBOOT_STOP_STR=" "
35CONFIG_AUTOBOOT_KEYED_CTRLC=y
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]36CONFIG_USE_BOOTARGS=y
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]37CONFIG_USE_BOOTCOMMAND=y
38CONFIG_BOOTCOMMAND="fatload mmc 0 0x22000000 at91-sama5d27_giantboard.dtb; fatload mmc 0 0x23000000 zImage; bootz 0x23000000 - 0x22000000"
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]39# CONFIG_DISPLAY_BOARDINFO is not set
40CONFIG_MISC_INIT_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]41CONFIG_SPL_MAX_SIZE=0x10000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]42CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
43CONFIG_SPL_BSS_START_ADDR=0x20000000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]44CONFIG_SPL_BSS_MAX_SIZE=0x80000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]45# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
46CONFIG_SPL_STACK=0x218000
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]47CONFIG_SYS_SPL_MALLOC=y
48CONFIG_SYS_SPL_MALLOC_SIZE=0x80000
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]49CONFIG_HUSH_PARSER=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]50CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]51CONFIG_SYS_PBSIZE=276
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]52CONFIG_CMD_BOOTZ=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]53CONFIG_CMD_I2C=y
54# CONFIG_CMD_LOADS is not set
55CONFIG_CMD_MMC=y
56CONFIG_CMD_PART=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]57CONFIG_CMD_USB=y
58CONFIG_CMD_EXT4=y
59CONFIG_CMD_FAT=y
60CONFIG_CMD_FS_GENERIC=y
61CONFIG_OF_CONTROL=y
62CONFIG_SPL_OF_CONTROL=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]63CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
64CONFIG_ENV_IS_IN_FAT=y
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]65# CONFIG_NET is not set
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]66CONFIG_SPL_DM=y
67CONFIG_SPL_DM_SEQ_ALIAS=y
68CONFIG_CLK=y
69CONFIG_SPL_CLK=y
70CONFIG_CLK_AT91=y
71CONFIG_AT91_UTMI=y
72CONFIG_AT91_H32MX=y
73CONFIG_AT91_GENERIC_CLK=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]74CONFIG_ATMEL_PIO4=y
75CONFIG_DM_I2C=y
76CONFIG_SYS_I2C_AT91=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]77CONFIG_MMC_SDHCI=y
78CONFIG_MMC_SDHCI_ATMEL=y
79CONFIG_DM_SPI_FLASH=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]80CONFIG_PINCTRL=y
81CONFIG_SPL_PINCTRL=y
82CONFIG_PINCTRL_AT91PIO4=y
83CONFIG_DM_SERIAL=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]84CONFIG_DEBUG_UART_ANNOUNCE=y
85CONFIG_ATMEL_USART=y
86CONFIG_SPI=y
87CONFIG_DM_SPI=y
Tom Rini59d1a712022-05-05 14:47:31 -0400[diff] [blame]88CONFIG_SYSRESET=y
89CONFIG_SPL_SYSRESET=y
90CONFIG_SYSRESET_AT91=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]91CONFIG_TIMER=y
92CONFIG_SPL_TIMER=y
93CONFIG_ATMEL_PIT_TIMER=y
Eugen Hristev59d62892022-04-04 11:35:51 +0300[diff] [blame]94CONFIG_SPL_ATMEL_PIT_TIMER=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]95CONFIG_USB=y
Greg Gallagher77450772021-01-21 11:55:34 -0500[diff] [blame]96CONFIG_USB_EHCI_HCD=y
97CONFIG_USB_STORAGE=y
98CONFIG_USB_GADGET=y
99CONFIG_USB_GADGET_ATMEL_USBA=y
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]100CONFIG_OF_LIBFDT_OVERLAY=y