Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7d933ad53cb1cb0695f6d0e6b870a5dfb09237da / . / configs / socfpga_agilex_vab_defconfig
blob: 3117f397852818957836c13484cd40f5d6513b9f [file] [log] [blame]
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=400000000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]3CONFIG_ARCH_SOCFPGA=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x200000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini5d181d52022-06-29 09:54:02 -0400[diff] [blame]7CONFIG_SPL_LDSCRIPT="arch/arm/mach-socfpga/u-boot-spl-soc64.lds"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]8CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
9CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]10CONFIG_ENV_SIZE=0x1000
11CONFIG_ENV_OFFSET=0x200
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="socfpga_agilex_socdk"
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]14CONFIG_SPL_TEXT_BASE=0xFFE00000
Tom Rinice53ec82022-08-23 15:24:14 -0400[diff] [blame]15CONFIG_SYS_PROMPT="SOCFPGA_AGILEX # "
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]16CONFIG_DM_RESET=y
17CONFIG_SPL_STACK=0xffe3f000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]18CONFIG_SOCFPGA_SECURE_VAB_AUTH=y
19CONFIG_TARGET_SOCFPGA_AGILEX_SOCDK=y
20CONFIG_IDENT_STRING="socfpga_agilex"
21CONFIG_SPL_FS_FAT=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]22CONFIG_SYS_LOAD_ADDR=0x02000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]23CONFIG_REMAKE_ELF=y
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]24CONFIG_FIT=y
Siew Chin Limb130efa2021-03-24 23:56:37 +0800[diff] [blame]25CONFIG_SPL_FIT_SIGNATURE=y
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]26CONFIG_SPL_LOAD_FIT=y
27CONFIG_SPL_LOAD_FIT_ADDRESS=0x02000000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]28CONFIG_BOOTDELAY=5
29CONFIG_USE_BOOTARGS=y
30CONFIG_BOOTARGS="earlycon"
31CONFIG_USE_BOOTCOMMAND=y
32CONFIG_BOOTCOMMAND="run fatscript; run mmcfitload; run mmcfitboot"
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]33CONFIG_SPL_MAX_SIZE=0x40000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]34CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
35CONFIG_SPL_BSS_START_ADDR=0x3ff00000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]36CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]37# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]38CONFIG_SYS_SPL_MALLOC=y
39CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
40CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x3fa00000
41CONFIG_SYS_SPL_MALLOC_SIZE=0x500000
Simon Glassefc12232021-07-14 17:05:32 -0500[diff] [blame]42CONFIG_SPL_CRC32=y
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]43CONFIG_SPL_CACHE=y
44CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]45CONFIG_SYS_SPI_U_BOOT_OFFS=0x02000000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]46CONFIG_SPL_ATF=y
47CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Tom Rini06d06f72022-05-27 17:13:52 -0400[diff] [blame]48CONFIG_SPL_TARGET="spl/u-boot-spl-dtb.hex"
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]49CONFIG_HUSH_PARSER=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]50CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]51CONFIG_SYS_PBSIZE=2082
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]52CONFIG_SYS_BOOTM_LEN=0x2000000
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]53CONFIG_CMD_MEMTEST=y
54CONFIG_CMD_GPIO=y
55CONFIG_CMD_I2C=y
56CONFIG_CMD_MMC=y
57CONFIG_CMD_SPI=y
58CONFIG_CMD_USB=y
59CONFIG_CMD_DHCP=y
60CONFIG_CMD_MII=y
61CONFIG_CMD_PING=y
62CONFIG_CMD_CACHE=y
63CONFIG_CMD_EXT4=y
64CONFIG_CMD_FAT=y
65CONFIG_CMD_FS_GENERIC=y
66CONFIG_ENV_IS_IN_MMC=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]67CONFIG_USE_BOOTFILE=y
68CONFIG_BOOTFILE="kernel.itb"
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]69CONFIG_NET_RANDOM_ETHADDR=y
70CONFIG_SPL_DM_SEQ_ALIAS=y
71CONFIG_SPL_ALTERA_SDRAM=y
72CONFIG_DWAPB_GPIO=y
73CONFIG_DM_I2C=y
74CONFIG_SYS_I2C_DW=y
Tom Rini91735482022-10-28 20:27:05 -0400[diff] [blame]75CONFIG_SYS_MMC_MAX_BLK_COUNT=256
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]76CONFIG_MMC_DW=y
77CONFIG_MTD=y
78CONFIG_SF_DEFAULT_MODE=0x2003
79CONFIG_SPI_FLASH_SPANSION=y
80CONFIG_SPI_FLASH_STMICRO=y
81CONFIG_PHY_MICREL=y
82CONFIG_PHY_MICREL_KSZ90X1=y
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]83CONFIG_ETH_DESIGNWARE=y
84CONFIG_MII=y
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]85CONFIG_SYS_NS16550_MEM32=y
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]86CONFIG_SPI=y
87CONFIG_CADENCE_QSPI=y
88CONFIG_DESIGNWARE_SPI=y
89CONFIG_USB=y
Siew Chin Lim551645b2021-03-01 20:04:15 +0800[diff] [blame]90CONFIG_USB_DWC2=y
91CONFIG_USB_STORAGE=y
92CONFIG_DESIGNWARE_WATCHDOG=y
93CONFIG_WDT=y
94# CONFIG_SPL_USE_TINY_PRINTF is not set
95CONFIG_PANIC_HANG=y