blob: 39abb24e15604e5aa3b8403c96a3df864c8c4f23 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Hao Zhang82be0132014-07-16 00:59:27 +03002/*
3 * K2E EVM : Board initialization
4 *
5 * (C) Copyright 2014
6 * Texas Instruments Incorporated, <www.ti.com>
Hao Zhang82be0132014-07-16 00:59:27 +03007 */
8
9#include <common.h>
Simon Glass2dc9c342020-05-10 11:40:01 -060010#include <image.h>
Simon Glass97589732020-05-10 11:40:02 -060011#include <init.h>
Hao Zhang82be0132014-07-16 00:59:27 +030012#include <asm/arch/ddr3.h>
13#include <asm/arch/hardware.h>
Hao Zhang6d4ec892014-10-17 21:01:17 +030014#include <asm/ti-common/keystone_net.h>
Hao Zhang82be0132014-07-16 00:59:27 +030015
Lokesh Vutlaa9a0e122017-05-03 16:58:26 +053016unsigned int get_external_clk(u32 clk)
17{
18 unsigned int clk_freq;
19
20 switch (clk) {
21 case sys_clk:
22 clk_freq = 100000000;
23 break;
24 case alt_core_clk:
25 clk_freq = 100000000;
26 break;
27 case pa_clk:
28 clk_freq = 100000000;
29 break;
30 case ddr3a_clk:
31 clk_freq = 100000000;
32 break;
33 default:
34 clk_freq = 0;
35 break;
36 }
37
38 return clk_freq;
39}
Hao Zhang82be0132014-07-16 00:59:27 +030040
Lokesh Vutla9da9afa2015-07-28 14:16:44 +053041static struct pll_init_data core_pll_config[NUM_SPDS] = {
42 [SPD800] = CORE_PLL_800,
43 [SPD850] = CORE_PLL_850,
44 [SPD1000] = CORE_PLL_1000,
45 [SPD1250] = CORE_PLL_1250,
46 [SPD1350] = CORE_PLL_1350,
47 [SPD1400] = CORE_PLL_1400,
48 [SPD1500] = CORE_PLL_1500,
49};
50
51/* DEV and ARM speed definitions as specified in DEVSPEED register */
52int speeds[DEVSPEED_NUMSPDS] = {
53 SPD850,
54 SPD1000,
55 SPD1250,
56 SPD1350,
57 SPD1400,
58 SPD1500,
59 SPD1400,
60 SPD1350,
61 SPD1250,
62 SPD1000,
63 SPD850,
64 SPD800,
Hao Zhang82be0132014-07-16 00:59:27 +030065};
66
Lokesh Vutla70438fc2015-07-28 14:16:43 +053067s16 divn_val[16] = {
68 0, 0, 1, 4, 23, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1
69};
70
Vitaly Andrianov047e7802014-07-25 22:23:19 +030071static struct pll_init_data pa_pll_config =
72 PASS_PLL_1000;
73
Lokesh Vutla79a94a22015-07-28 14:16:46 +053074struct pll_init_data *get_pll_init_data(int pll)
75{
76 int speed;
77 struct pll_init_data *data;
78
79 switch (pll) {
80 case MAIN_PLL:
Lokesh Vutlab35410e2016-03-04 10:36:40 -060081 speed = get_max_dev_speed(speeds);
Lokesh Vutla79a94a22015-07-28 14:16:46 +053082 data = &core_pll_config[speed];
83 break;
84 case PASS_PLL:
85 data = &pa_pll_config;
86 break;
87 default:
88 data = NULL;
89 }
90
91 return data;
92}
93
Jean-Jacques Hiblot2037fa42017-09-15 12:57:24 +020094#if defined(CONFIG_MULTI_DTB_FIT)
Cooper Jr., Franklin43ff2242017-06-16 17:25:16 -050095int board_fit_config_name_match(const char *name)
96{
97 if (!strcmp(name, "keystone-k2e-evm"))
98 return 0;
99
100 return -1;
101}
102#endif
103
Hao Zhang82be0132014-07-16 00:59:27 +0300104#if defined(CONFIG_BOARD_EARLY_INIT_F)
105int board_early_init_f(void)
106{
Lokesh Vutla79a94a22015-07-28 14:16:46 +0530107 init_plls();
Vitaly Andrianov047e7802014-07-25 22:23:19 +0300108
Hao Zhang82be0132014-07-16 00:59:27 +0300109 return 0;
110}
111#endif
Hao Zhang95948202014-10-22 16:32:31 +0300112
113#ifdef CONFIG_SPL_BUILD
Hao Zhang95948202014-10-22 16:32:31 +0300114void spl_init_keystone_plls(void)
115{
Lokesh Vutla79a94a22015-07-28 14:16:46 +0530116 init_plls();
Hao Zhang95948202014-10-22 16:32:31 +0300117}
118#endif