blob: ed6f000db16b9637e70ec578d440f3cdfa140871 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roese73606402015-10-20 15:14:47 +02002/*
3 * Copyright (C) 2015 Stefan Roese <sr@denx.de>
Stefan Roese73606402015-10-20 15:14:47 +02004 */
5
6#ifndef _CONFIG_CLEARFOG_H
7#define _CONFIG_CLEARFOG_H
8
9/*
10 * High Level Configuration Options (easy to change)
11 */
Stefan Roese73606402015-10-20 15:14:47 +020012
Stefan Roese73606402015-10-20 15:14:47 +020013/*
14 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
15 * for DDR ECC byte filling in the SPL before loading the main
16 * U-Boot into it.
17 */
Stefan Roese73606402015-10-20 15:14:47 +020018#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
19
20/*
21 * Commands configuration
22 */
Stefan Roese73606402015-10-20 15:14:47 +020023
24/* I2C */
25#define CONFIG_SYS_I2C
26#define CONFIG_SYS_I2C_MVTWSI
27#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
28#define CONFIG_SYS_I2C_SLAVE 0x0
29#define CONFIG_SYS_I2C_SPEED 100000
30
31/* SPI NOR flash default params, used by sf commands */
Jon Nettleton5b28e592017-11-13 07:04:30 +020032#define CONFIG_SF_DEFAULT_BUS 1
Stefan Roese73606402015-10-20 15:14:47 +020033
34/*
35 * SDIO/MMC Card Configuration
36 */
Stefan Roese73606402015-10-20 15:14:47 +020037#define CONFIG_SYS_MMC_BASE MVEBU_SDIO_BASE
38
Stefan Roese73606402015-10-20 15:14:47 +020039/* USB/EHCI configuration */
40#define CONFIG_EHCI_IS_TDI
41
42#define CONFIG_ENV_MIN_ENTRIES 128
43
44/* Environment in MMC */
Stefan Roese73606402015-10-20 15:14:47 +020045#define CONFIG_SYS_MMC_ENV_DEV 0
46#define CONFIG_ENV_SECT_SIZE 0x200
47#define CONFIG_ENV_SIZE 0x10000
48/*
49 * For SD - reserve 1 LBA for MBR + 1M for u-boot image. The MMC/eMMC
50 * boot image starts @ LBA-0.
51 * As result in MMC/eMMC case it will be a 1 sector gap between u-boot
52 * image and environment
53 */
54#define CONFIG_ENV_OFFSET 0xf0000
55#define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
56
Stefan Roese73606402015-10-20 15:14:47 +020057#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
58
59/* PCIe support */
60#ifndef CONFIG_SPL_BUILD
Stefan Roese73606402015-10-20 15:14:47 +020061#define CONFIG_PCI_MVEBU
Stefan Roese73606402015-10-20 15:14:47 +020062#define CONFIG_PCI_SCAN_SHOW
63#endif
64
Jon Nettleton7a3315e2018-05-28 13:35:15 +030065/* SATA support */
66#ifdef CONFIG_SCSI
67#define CONFIG_SCSI_AHCI_PLAT
68#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
69#define CONFIG_SYS_SCSI_MAX_LUN 1
70#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
71 CONFIG_SYS_SCSI_MAX_LUN)
72#endif
73
Stefan Roese73606402015-10-20 15:14:47 +020074/* Keep device tree and initrd in lower memory so the kernel can access them */
Patrick Wildt7e5b0192017-05-10 15:12:34 +020075#define RELOCATION_LIMITS_ENV_SETTINGS \
Stefan Roese73606402015-10-20 15:14:47 +020076 "fdt_high=0x10000000\0" \
77 "initrd_high=0x10000000\0"
78
79/* SPL */
80/*
81 * Select the boot device here
82 *
83 * Currently supported are:
84 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
85 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
86 */
87#define SPL_BOOT_SPI_NOR_FLASH 1
88#define SPL_BOOT_SDIO_MMC_CARD 2
89#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SDIO_MMC_CARD
90
91/* Defines for SPL */
Stefan Roese73606402015-10-20 15:14:47 +020092#define CONFIG_SPL_SIZE (140 << 10)
93#define CONFIG_SPL_TEXT_BASE 0x40000030
94#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
95
96#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
97#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
98
99#ifdef CONFIG_SPL_BUILD
100#define CONFIG_SYS_MALLOC_SIMPLE
101#endif
102
103#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
104#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
105
Stefan Roese73606402015-10-20 15:14:47 +0200106#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
107/* SPL related SPI defines */
Stefan Roese73606402015-10-20 15:14:47 +0200108#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
109#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
110#endif
111
112#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
113/* SPL related MMC defines */
Stefan Roese73606402015-10-20 15:14:47 +0200114#define CONFIG_SYS_MMC_U_BOOT_OFFS (160 << 10)
115#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_MMC_U_BOOT_OFFS
Stefan Roese73606402015-10-20 15:14:47 +0200116#ifdef CONFIG_SPL_BUILD
117#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
118#endif
119#endif
120
Stefan Roese73606402015-10-20 15:14:47 +0200121/*
122 * mv-common.h should be defined after CMD configs since it used them
123 * to enable certain macros
124 */
125#include "mv-common.h"
126
Patrick Wildt7e5b0192017-05-10 15:12:34 +0200127/* Include the common distro boot environment */
128#ifndef CONFIG_SPL_BUILD
Patrick Wildt7e5b0192017-05-10 15:12:34 +0200129
130#ifdef CONFIG_MMC
131#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
132#else
133#define BOOT_TARGET_DEVICES_MMC(func)
134#endif
135
136#ifdef CONFIG_USB_STORAGE
137#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
138#else
139#define BOOT_TARGET_DEVICES_USB(func)
140#endif
141
142#define BOOT_TARGET_DEVICES(func) \
143 BOOT_TARGET_DEVICES_MMC(func) \
144 BOOT_TARGET_DEVICES_USB(func) \
145 func(PXE, pxe, na) \
146 func(DHCP, dhcp, na)
147
148#define KERNEL_ADDR_R __stringify(0x800000)
149#define FDT_ADDR_R __stringify(0x100000)
150#define RAMDISK_ADDR_R __stringify(0x1800000)
151#define SCRIPT_ADDR_R __stringify(0x200000)
152#define PXEFILE_ADDR_R __stringify(0x300000)
153
154#define LOAD_ADDRESS_ENV_SETTINGS \
155 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
156 "fdt_addr_r=" FDT_ADDR_R "\0" \
157 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0" \
158 "scriptaddr=" SCRIPT_ADDR_R "\0" \
159 "pxefile_addr_r=" PXEFILE_ADDR_R "\0"
160
161#include <config_distro_bootcmd.h>
162
163#define CONFIG_EXTRA_ENV_SETTINGS \
164 RELOCATION_LIMITS_ENV_SETTINGS \
165 LOAD_ADDRESS_ENV_SETTINGS \
166 "fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
167 "console=ttyS0,115200\0" \
168 BOOTENV
169
170#endif /* CONFIG_SPL_BUILD */
171
Stefan Roese73606402015-10-20 15:14:47 +0200172#endif /* _CONFIG_CLEARFOG_H */