Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7a1cb29d940ce325dc6240bd0bab45bb89f03388 / . / include / configs / smdkv310.h
blob: 2492f992695e7a385d06406bb94a80f7f6564fd2 [file] [log] [blame]
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]1/*
2 * Copyright (C) 2011 Samsung Electronics
3 *
Chander Kashyap4131a772011-12-06 23:34:12 +0000[diff] [blame]4 * Configuration settings for the SAMSUNG SMDKV310 (EXYNOS4210) board.
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]6 * SPDX-License-Identifier: GPL-2.0+
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Simon Glass05b3bac32014-10-07 22:01:49 -0600[diff] [blame]12#include "exynos4-common.h"
13
14#undef CONFIG_BOARD_COMMON
15#undef CONFIG_USB_GADGET
Marek Vasutbc623f22015-08-19 23:27:26 +0200[diff] [blame]16#undef CONFIG_USB_GADGET_DWC2_OTG
17#undef CONFIG_USB_GADGET_DWC2_OTG_PHY
Simon Glass05b3bac32014-10-07 22:01:49 -0600[diff] [blame]18#undef CONFIG_CMD_USB_MASS_STORAGE
19#undef CONFIG_REVISION_TAG
20#undef CONFIG_CMD_THOR_DOWNLOAD
21#undef CONFIG_CMD_DFU
22
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]23/* High Level Configuration Options */
Chander Kashyap4131a772011-12-06 23:34:12 +0000[diff] [blame]24#define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]25#define CONFIG_SMDKV310 1 /* working with SMDKV310*/
26
Chander Kashyap0f3e95f2011-09-20 21:25:01 +0000[diff] [blame]27/* Mach Type */
28#define CONFIG_MACH_TYPE MACH_TYPE_SMDKV310
29
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]30#define CONFIG_SYS_SDRAM_BASE 0x40000000
31#define CONFIG_SYS_TEXT_BASE 0x43E00000
32
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]33/* Handling Sleep Mode*/
34#define S5P_CHECK_SLEEP 0x00000BAD
35#define S5P_CHECK_DIDLE 0xBAD00000
Rajeshwari Shindebed24422013-07-04 12:29:17 +0530[diff] [blame]36#define S5P_CHECK_LPA 0xABAD0000
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]37
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]38/* select serial console configuration */
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]39#define CONFIG_SERIAL1 1 /* use SERIAL 1 */
Chander Kashyap4131a772011-12-06 23:34:12 +0000[diff] [blame]40#define EXYNOS4_DEFAULT_UART_OFFSET 0x010000
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]41
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]42/* allow to overwrite serial and ethaddr */
43#define CONFIG_ENV_OVERWRITE
44
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]45#define CONFIG_CMD_PING
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]46#define CONFIG_CMD_DHCP
Chander Kashyap0cd984c2011-09-20 21:25:03 +0000[diff] [blame]47
48/* MMC SPL */
Rajeshwari Shindebed24422013-07-04 12:29:17 +0530[diff] [blame]49#define CONFIG_SKIP_LOWLEVEL_INIT
Chander Kashyape8d043e2011-09-20 21:25:04 +0000[diff] [blame]50#define COPY_BL2_FNPTR_ADDR 0x00002488
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]51
Inderpal Singh4a699c72013-04-04 23:09:21 +0000[diff] [blame]52#define CONFIG_SPL_TEXT_BASE 0x02021410
53
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]54#define CONFIG_BOOTCOMMAND "fatload mmc 0 40007000 uImage; bootm 40007000"
55
56/* Miscellaneous configurable options */
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]57#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]58/* memtest works on */
59#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
60#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x6000000)
61#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
62
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]63/* SMDKV310 has 4 bank of DRAM */
64#define CONFIG_NR_DRAM_BANKS 4
65#define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
66#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
67#define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
68#define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
69#define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
70#define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
71#define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
72#define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
73#define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
74
75/* FLASH and environment organization */
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]76#define CONFIG_IDENT_STRING " for SMDKC210/V310"
77
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]78#define CONFIG_CLK_1000_400_200
79
80/* MIU (Memory Interleaving Unit) */
81#define CONFIG_MIU_2BIT_INTERLEAVED
82
83#define CONFIG_ENV_IS_IN_MMC 1
84#define CONFIG_SYS_MMC_ENV_DEV 0
85#define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */
86#define RESERVE_BLOCK_SIZE (512)
87#define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
88#define CONFIG_ENV_OFFSET (RESERVE_BLOCK_SIZE + BL1_SIZE)
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]89
Rajeshwari Shindebed24422013-07-04 12:29:17 +0530[diff] [blame]90#define CONFIG_SPL_LDSCRIPT "board/samsung/common/exynos-uboot-spl.lds"
91#define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
92
93#define CONFIG_SYS_INIT_SP_ADDR 0x02040000
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]94
95/* U-boot copy size from boot Media to DRAM.*/
96#define COPY_BL2_SIZE 0x80000
97#define BL2_START_OFFSET ((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
98#define BL2_SIZE_BLOC_COUNT (COPY_BL2_SIZE/512)
99
100/* Ethernet Controllor Driver */
101#ifdef CONFIG_CMD_NET
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]102#define CONFIG_SMC911X
103#define CONFIG_SMC911X_BASE 0x5000000
104#define CONFIG_SMC911X_16_BIT
105#define CONFIG_ENV_SROM_BANK 1
106#endif /*CONFIG_CMD_NET*/
Thomas Abraham4cd38a42011-06-03 22:52:17 +0000[diff] [blame]107
Chander Kashyapbfef54d2011-05-24 20:02:56 +0000[diff] [blame]108#endif /* __CONFIG_H */