Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 79e3e02adf34b5cf60ecfc93bedb51cc56211fd4 / . / configs / MPC8313ERDB_33_defconfig
blob: 7684a29a34e6238f5f8bde1f395eac709d1125e3 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x10000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]5CONFIG_SYS_CLK_FREQ=33333333
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]6CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]7CONFIG_HIGH_BATS=y
Mario Six7299dec2019-01-21 09:17:36 +0100[diff] [blame]8CONFIG_TARGET_MPC8313ERDB_NOR=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]9CONFIG_SYSTEM_PLL_FACTOR_5_1=y
10CONFIG_CORE_PLL_RATIO_2_1=y
11CONFIG_PCI_HOST_MODE_ENABLE=y
12CONFIG_PCI_INT_ARBITER1_ENABLE=y
13CONFIG_BOOT_MEMORY_SPACE_LOW=y
14CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
15CONFIG_TSEC1_MODE_RGMII=y
16CONFIG_TSEC2_MODE_RGMII=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]17CONFIG_BAT0=y
18CONFIG_BAT0_NAME="DDR"
19CONFIG_BAT0_BASE=0x00000000
20CONFIG_BAT0_LENGTH_256_MBYTES=y
21CONFIG_BAT0_ACCESS_RW=y
22CONFIG_BAT0_USER_MODE_VALID=y
23CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
24CONFIG_BAT1=y
25CONFIG_BAT1_NAME="PCI1_MEM"
26CONFIG_BAT1_BASE=0x80000000
27CONFIG_BAT1_LENGTH_256_MBYTES=y
28CONFIG_BAT1_ACCESS_RW=y
29CONFIG_BAT1_USER_MODE_VALID=y
30CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
31CONFIG_BAT2=y
32CONFIG_BAT2_NAME="PCI1_MMIO_BASE"
33CONFIG_BAT2_BASE=0x90000000
34CONFIG_BAT2_LENGTH_256_MBYTES=y
35CONFIG_BAT2_ACCESS_RW=y
36CONFIG_BAT2_ICACHE_INHIBITED=y
37CONFIG_BAT2_ICACHE_GUARDED=y
38CONFIG_BAT2_DCACHE_INHIBITED=y
39CONFIG_BAT2_DCACHE_GUARDED=y
40CONFIG_BAT2_USER_MODE_VALID=y
41CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
42CONFIG_BAT5=y
43CONFIG_BAT5_NAME="IMMR"
44CONFIG_BAT5_BASE=0xE0000000
45CONFIG_BAT5_LENGTH_256_MBYTES=y
46CONFIG_BAT5_ACCESS_RW=y
47CONFIG_BAT5_ICACHE_INHIBITED=y
48CONFIG_BAT5_ICACHE_GUARDED=y
49CONFIG_BAT5_DCACHE_INHIBITED=y
50CONFIG_BAT5_DCACHE_GUARDED=y
51CONFIG_BAT5_USER_MODE_VALID=y
52CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
53CONFIG_BAT6=y
54CONFIG_BAT6_NAME="STACK_IN_DCACHE"
55CONFIG_BAT6_BASE=0xF0000000
56CONFIG_BAT6_LENGTH_256_MBYTES=y
57CONFIG_BAT6_ACCESS_RW=y
58CONFIG_BAT6_ICACHE_GUARDED=y
59CONFIG_BAT6_DCACHE_GUARDED=y
60CONFIG_BAT6_USER_MODE_VALID=y
61CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]62CONFIG_LBLAW0=y
63CONFIG_LBLAW0_BASE=0xFE000000
64CONFIG_LBLAW0_NAME="FLASH"
65CONFIG_LBLAW0_LENGTH_16_MBYTES=y
66CONFIG_LBLAW1=y
67CONFIG_LBLAW1_BASE=0xE2800000
68CONFIG_LBLAW1_NAME="NAND"
69CONFIG_LBLAW1_LENGTH_32_KBYTES=y
70CONFIG_LBLAW2=y
71CONFIG_LBLAW2_BASE=0xF0000000
72CONFIG_LBLAW2_NAME="VSC7385"
73CONFIG_LBLAW2_LENGTH_128_KBYTES=y
74CONFIG_LBLAW3=y
75CONFIG_LBLAW3_BASE=0xFA000000
76CONFIG_LBLAW3_NAME="BCSR"
77CONFIG_LBLAW3_LENGTH_32_KBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]78CONFIG_ELBC_BR_OR_NAND_PRELIM_1=y
79CONFIG_ELBC_BR0_OR0=y
80CONFIG_BR0_OR0_NAME="FLASH"
81CONFIG_BR0_OR0_BASE=0xFE000000
82CONFIG_BR0_PORTSIZE_16BIT=y
83CONFIG_OR0_AM_8_MBYTES=y
84CONFIG_OR0_SCY_9=y
85CONFIG_OR0_XACS_EXTENDED=y
86CONFIG_OR0_EHTR_1_CYCLE=y
87CONFIG_OR0_EAD_EXTRA=y
88CONFIG_ELBC_BR1_OR1=y
89CONFIG_BR1_OR1_NAME="NAND"
90CONFIG_BR1_OR1_BASE=0xE2800000
91CONFIG_BR1_ERRORCHECKING_BOTH=y
92CONFIG_BR1_MACHINE_FCM=y
93CONFIG_OR1_SCY_1=y
94CONFIG_OR1_CSCT_8_CYCLE=y
95CONFIG_OR1_CST_ONE_CLOCK=y
96CONFIG_OR1_CHT_TWO_CLOCK=y
97CONFIG_OR1_TRLX_RELAXED=y
98CONFIG_OR1_EHTR_8_CYCLE=y
99CONFIG_ELBC_BR2_OR2=y
100CONFIG_BR2_OR2_NAME="VSC7385"
101CONFIG_BR2_OR2_BASE=0xF0000000
102CONFIG_OR2_AM_128_KBYTES=y
103CONFIG_OR2_SCY_15=y
104CONFIG_OR2_CSNT_EARLIER=y
105CONFIG_OR2_XACS_EXTENDED=y
106CONFIG_OR2_SETA_EXTERNAL=y
107CONFIG_OR2_TRLX_RELAXED=y
108CONFIG_OR2_EHTR_8_CYCLE=y
109CONFIG_OR2_EAD_EXTRA=y
110CONFIG_ELBC_BR3_OR3=y
111CONFIG_BR3_OR3_NAME="BCSR"
112CONFIG_BR3_OR3_BASE=0xFA000000
113CONFIG_OR3_SCY_15=y
114CONFIG_OR3_CSNT_EARLIER=y
115CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y
116CONFIG_OR3_XACS_EXTENDED=y
117CONFIG_OR3_TRLX_RELAXED=y
118CONFIG_OR3_EHTR_8_CYCLE=y
119CONFIG_OR3_EAD_EXTRA=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]120CONFIG_HID0_FINAL_EMCP=y
121CONFIG_HID0_FINAL_DPM=y
122CONFIG_HID0_FINAL_ICE=y
123CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]124CONFIG_ACR_PIPE_DEP_4=y
125CONFIG_ACR_RPTCNT_4=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]126CONFIG_LCRR_EADC_1=y
127CONFIG_LCRR_CLKDIV_4=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]128CONFIG_OF_BOARD_SETUP=y
129CONFIG_OF_STDOUT_VIA_ALIAS=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]130CONFIG_SYS_EXTRA_OPTIONS="SYS_33MHZ"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]131CONFIG_BOOTDELAY=6
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]132CONFIG_MISC_INIT_R=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]133CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]134CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]135CONFIG_CMD_IMLS=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]136CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]137CONFIG_CMD_I2C=y
138CONFIG_CMD_NAND=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]139CONFIG_CMD_PCI=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]140# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]141CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]142CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]143CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]144CONFIG_CMD_DATE=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]145CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]146CONFIG_MTDIDS_DEFAULT="nand0=e2800000.flash"
147CONFIG_MTDPARTS_DEFAULT="mtdparts=e2800000.flash:512k(uboot),128k(env),6m@1m(kernel),-(fs)"
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]148CONFIG_ENV_OVERWRITE=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]149CONFIG_ENV_ADDR=0xFE080000
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]150# CONFIG_MMC is not set
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]151CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]152CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]153CONFIG_FLASH_CFI_DRIVER=y
154CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
155CONFIG_SYS_FLASH_PROTECTION=y
156CONFIG_SYS_FLASH_CFI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]157CONFIG_MTD_RAW_NAND=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]158CONFIG_PHY_ATHEROS=y
159CONFIG_PHY_BROADCOM=y
160CONFIG_PHY_DAVICOM=y
161CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]162CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]163CONFIG_PHY_NATSEMI=y
164CONFIG_PHY_REALTEK=y
165CONFIG_PHY_SMSC=y
166CONFIG_PHY_VITESSE=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]167CONFIG_TSEC_ENET=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]168CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]169CONFIG_OF_LIBFDT=y