Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 795dc7d892fc01b79ec4335cfac7b466b422459b / . / configs / MPC8572DS_36BIT_defconfig
blob: 4053cb70f8deee06b33ad89727eec516d8b28567 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xEFF40000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x20000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]5CONFIG_MPC85xx=y
6CONFIG_TARGET_MPC8572DS=y
Masahiro Yamada653e9fe2016-07-25 19:56:03 +0900[diff] [blame]7CONFIG_PHYS_64BIT=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]8CONFIG_FIT=y
9CONFIG_FIT_VERBOSE=y
10CONFIG_OF_BOARD_SETUP=y
11CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]12CONFIG_BOOTDELAY=10
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]13# CONFIG_CONSOLE_MUX is not set
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]14# CONFIG_MISC_INIT_R is not set
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]15CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]16CONFIG_HUSH_PARSER=y
Christophe Leroye538bbc2017-08-04 16:34:40 -0600[diff] [blame]17CONFIG_CMD_REGINFO=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]18CONFIG_CMD_IMLS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]19CONFIG_CMD_I2C=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]20CONFIG_CMD_PCI=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]21CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]22CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]23CONFIG_CMD_PING=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]24CONFIG_MP=y
Simon Glass027608e2017-05-17 03:25:25 -0600[diff] [blame]25# CONFIG_CMD_HASH is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_EXT2=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]27CONFIG_ENV_ADDR=0xEFF20000
Tuomas Tynkkynenedf9f622017-12-08 15:36:19 +0200[diff] [blame]28CONFIG_SCSI_AHCI=y
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]29CONFIG_SYS_FSL_DDR2=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]30# CONFIG_MMC is not set
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]31CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]32CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]33CONFIG_FLASH_CFI_DRIVER=y
34CONFIG_SYS_FLASH_CFI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]35CONFIG_MTD_RAW_NAND=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]36CONFIG_PHY_ATHEROS=y
37CONFIG_PHY_BROADCOM=y
38CONFIG_PHY_DAVICOM=y
39CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]40CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]41CONFIG_PHY_NATSEMI=y
42CONFIG_PHY_REALTEK=y
43CONFIG_PHY_SMSC=y
44CONFIG_PHY_VITESSE=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]45CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]46CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]47CONFIG_MII=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]48CONFIG_TSEC_ENET=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]49CONFIG_SYS_NS16550=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]50CONFIG_USB=y
Bin Mengec4b5732017-08-09 00:21:54 -0700[diff] [blame]51CONFIG_USB_EHCI_PCI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]52CONFIG_USB_STORAGE=y
Tom Rinie9836922017-10-30 12:58:33 -0400[diff] [blame]53CONFIG_VIDEO=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame^]54CONFIG_ADDR_MAP=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]55CONFIG_OF_LIBFDT=y