blob: d1e294f23be69ca5dbc6baf5bcf14c2c64fe6c01 [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
wdenk1ebf41e2004-01-02 14:00:00 +00002 * (C) Copyright 2000-2004
wdenkfe8c2802002-11-03 00:38:21 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <watchdog.h>
26#include <command.h>
27#include <malloc.h>
28#include <devices.h>
wdenkfe8c2802002-11-03 00:38:21 +000029#ifdef CONFIG_8xx
30#include <mpc8xx.h>
31#endif
wdenk359733b2003-03-31 17:27:09 +000032#ifdef CONFIG_5xx
33#include <mpc5xx.h>
34#endif
wdenkbe9c1cb2004-02-24 02:00:03 +000035#ifdef CONFIG_MPC5xxx
wdenk21136db2003-07-16 21:53:01 +000036#include <mpc5xxx.h>
37#endif
wdenkfe8c2802002-11-03 00:38:21 +000038#if (CONFIG_COMMANDS & CFG_CMD_IDE)
39#include <ide.h>
40#endif
41#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
42#include <scsi.h>
43#endif
44#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
45#include <kgdb.h>
46#endif
47#ifdef CONFIG_STATUS_LED
48#include <status_led.h>
49#endif
50#include <net.h>
wdenk7ac16102004-08-01 22:48:16 +000051#include <serial.h>
wdenkfe8c2802002-11-03 00:38:21 +000052#ifdef CFG_ALLOC_DPRAM
Jon Loeligerf5ad3782005-07-23 10:37:35 -050053#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +000054#include <commproc.h>
55#endif
wdenk541a76d2003-05-03 15:50:43 +000056#endif
wdenkfe8c2802002-11-03 00:38:21 +000057#include <version.h>
58#if defined(CONFIG_BAB7xx)
59#include <w83c553f.h>
60#endif
61#include <dtt.h>
62#if defined(CONFIG_POST)
63#include <post.h>
64#endif
wdenk56f94be2002-11-05 16:35:14 +000065#if defined(CONFIG_LOGBUFFER)
66#include <logbuff.h>
67#endif
wdenk9c53f402003-10-15 23:53:47 +000068#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
69#include <asm/cache.h>
70#endif
wdenkb983fa22004-01-16 00:30:56 +000071#ifdef CONFIG_PS2KBD
72#include <keyboard.h>
73#endif
wdenkfe8c2802002-11-03 00:38:21 +000074
75#if (CONFIG_COMMANDS & CFG_CMD_DOC)
76void doc_init (void);
77#endif
78#if defined(CONFIG_HARD_I2C) || \
79 defined(CONFIG_SOFT_I2C)
80#include <i2c.h>
81#endif
stroese1b7b4d42003-05-23 11:16:49 +000082#if (CONFIG_COMMANDS & CFG_CMD_NAND)
83void nand_init (void);
84#endif
wdenkfe8c2802002-11-03 00:38:21 +000085
86static char *failed = "*** failed ***\n";
87
wdenk9c07bf62004-04-10 20:43:50 +000088#if defined(CONFIG_OXC) || defined(CONFIG_PCU_E) || defined(CONFIG_RMU)
wdenkfe8c2802002-11-03 00:38:21 +000089extern flash_info_t flash_info[];
wdenk9c07bf62004-04-10 20:43:50 +000090#endif
wdenkfe8c2802002-11-03 00:38:21 +000091
92#include <environment.h>
Wolfgang Denkf4a70e42005-08-30 14:13:23 +020093DECLARE_GLOBAL_DATA_PTR;
wdenkfe8c2802002-11-03 00:38:21 +000094
wdenka09491a2004-04-08 22:31:29 +000095#if defined(CFG_ENV_IS_EMBEDDED)
96#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
97#elif ( ((CFG_ENV_ADDR+CFG_ENV_SIZE) < CFG_MONITOR_BASE) || \
wdenk3902d702004-04-15 18:22:41 +000098 (CFG_ENV_ADDR >= (CFG_MONITOR_BASE + CFG_MONITOR_LEN)) ) || \
wdenka09491a2004-04-08 22:31:29 +000099 defined(CFG_ENV_IS_IN_NVRAM)
wdenkfe8c2802002-11-03 00:38:21 +0000100#define TOTAL_MALLOC_LEN (CFG_MALLOC_LEN + CFG_ENV_SIZE)
101#else
102#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
103#endif
104
wdenkb9a83a92003-05-30 12:48:29 +0000105extern ulong __init_end;
106extern ulong _end;
wdenkb9a83a92003-05-30 12:48:29 +0000107ulong monitor_flash_len;
108
wdenk57b2d802003-06-27 21:31:46 +0000109#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
110#include <bedbug/type.h>
111#endif
112
wdenkfe8c2802002-11-03 00:38:21 +0000113/*
114 * Begin and End of memory area for malloc(), and current "brk"
115 */
116static ulong mem_malloc_start = 0;
117static ulong mem_malloc_end = 0;
118static ulong mem_malloc_brk = 0;
119
120/************************************************************************
121 * Utilities *
122 ************************************************************************
123 */
124
125/*
126 * The Malloc area is immediately below the monitor copy in DRAM
127 */
128static void mem_malloc_init (void)
129{
wdenkfe8c2802002-11-03 00:38:21 +0000130 ulong dest_addr = CFG_MONITOR_BASE + gd->reloc_off;
131
132 mem_malloc_end = dest_addr;
133 mem_malloc_start = dest_addr - TOTAL_MALLOC_LEN;
134 mem_malloc_brk = mem_malloc_start;
135
136 memset ((void *) mem_malloc_start,
137 0,
138 mem_malloc_end - mem_malloc_start);
139}
140
141void *sbrk (ptrdiff_t increment)
142{
143 ulong old = mem_malloc_brk;
144 ulong new = old + increment;
145
146 if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
147 return (NULL);
148 }
149 mem_malloc_brk = new;
150 return ((void *) old);
151}
152
153char *strmhz (char *buf, long hz)
154{
155 long l, n;
156 long m;
157
158 n = hz / 1000000L;
159 l = sprintf (buf, "%ld", n);
160 m = (hz % 1000000L) / 1000L;
161 if (m != 0)
162 sprintf (buf + l, ".%03ld", m);
163 return (buf);
164}
165
wdenkfe8c2802002-11-03 00:38:21 +0000166/*
167 * All attempts to come up with a "common" initialization sequence
168 * that works for all boards and architectures failed: some of the
169 * requirements are just _too_ different. To get rid of the resulting
170 * mess of board dependend #ifdef'ed code we now make the whole
171 * initialization sequence configurable to the user.
172 *
173 * The requirements for any new initalization function is simple: it
174 * receives a pointer to the "global data" structure as it's only
175 * argument, and returns an integer return code, where 0 means
176 * "continue" and != 0 means "fatal error, hang the system".
177 */
178typedef int (init_fnc_t) (void);
179
180/************************************************************************
181 * Init Utilities *
182 ************************************************************************
183 * Some of this code should be moved into the core functions,
184 * but let's get it working (again) first...
185 */
186
187static int init_baudrate (void)
188{
wdenkfe8c2802002-11-03 00:38:21 +0000189 uchar tmp[64]; /* long enough for environment variables */
190 int i = getenv_r ("baudrate", tmp, sizeof (tmp));
191
192 gd->baudrate = (i > 0)
193 ? (int) simple_strtoul (tmp, NULL, 10)
194 : CONFIG_BAUDRATE;
wdenkfe8c2802002-11-03 00:38:21 +0000195 return (0);
196}
197
198/***********************************************************************/
199
200static int init_func_ram (void)
201{
wdenkfe8c2802002-11-03 00:38:21 +0000202#ifdef CONFIG_BOARD_TYPES
203 int board_type = gd->board_type;
204#else
205 int board_type = 0; /* use dummy arg */
206#endif
207 puts ("DRAM: ");
208
209 if ((gd->ram_size = initdram (board_type)) > 0) {
210 print_size (gd->ram_size, "\n");
211 return (0);
212 }
213 puts (failed);
214 return (1);
215}
216
217/***********************************************************************/
218
219#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
220static int init_func_i2c (void)
221{
222 puts ("I2C: ");
223 i2c_init (CFG_I2C_SPEED, CFG_I2C_SLAVE);
224 puts ("ready\n");
225 return (0);
226}
227#endif
228
229/***********************************************************************/
230
231#if defined(CONFIG_WATCHDOG)
232static int init_func_watchdog_init (void)
233{
234 puts (" Watchdog enabled\n");
235 WATCHDOG_RESET ();
236 return (0);
237}
238# define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
239
240static int init_func_watchdog_reset (void)
241{
242 WATCHDOG_RESET ();
243 return (0);
244}
245# define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
246#else
247# define INIT_FUNC_WATCHDOG_INIT /* undef */
248# define INIT_FUNC_WATCHDOG_RESET /* undef */
249#endif /* CONFIG_WATCHDOG */
250
251/************************************************************************
252 * Initialization sequence *
253 ************************************************************************
254 */
255
256init_fnc_t *init_sequence[] = {
257
wdenkda55c6e2004-01-20 23:12:12 +0000258#if defined(CONFIG_BOARD_EARLY_INIT_F)
259 board_early_init_f,
wdenkfe8c2802002-11-03 00:38:21 +0000260#endif
wdenkb50cde52004-01-24 20:25:54 +0000261
wdenk20bddb32004-09-28 17:59:53 +0000262#if !defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkfe8c2802002-11-03 00:38:21 +0000263 get_clocks, /* get CPU and bus clocks (etc.) */
wdenkc78bf132004-04-24 23:23:30 +0000264#if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M)
265 adjust_sdram_tbs_8xx,
266#endif
wdenkfe8c2802002-11-03 00:38:21 +0000267 init_timebase,
wdenkb50cde52004-01-24 20:25:54 +0000268#endif
wdenkfe8c2802002-11-03 00:38:21 +0000269#ifdef CFG_ALLOC_DPRAM
Jon Loeligerf5ad3782005-07-23 10:37:35 -0500270#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000271 dpram_init,
272#endif
wdenk541a76d2003-05-03 15:50:43 +0000273#endif
wdenkfe8c2802002-11-03 00:38:21 +0000274#if defined(CONFIG_BOARD_POSTCLK_INIT)
275 board_postclk_init,
276#endif
277 env_init,
wdenk20bddb32004-09-28 17:59:53 +0000278#if defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkb50cde52004-01-24 20:25:54 +0000279 get_clocks_866, /* get CPU and bus clocks according to the environment variable */
280 sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */
281 init_timebase,
282#endif
wdenkfe8c2802002-11-03 00:38:21 +0000283 init_baudrate,
284 serial_init,
285 console_init_f,
286 display_options,
287#if defined(CONFIG_8260)
288 prt_8260_rsr,
289 prt_8260_clks,
290#endif /* CONFIG_8260 */
Eran Liberty9095d4a2005-07-28 10:08:46 -0500291
292#if defined(CONFIG_MPC83XX)
293 print_clock_conf,
294#endif
295
wdenkfe8c2802002-11-03 00:38:21 +0000296 checkcpu,
wdenkbe9c1cb2004-02-24 02:00:03 +0000297#if defined(CONFIG_MPC5xxx)
wdenk21136db2003-07-16 21:53:01 +0000298 prt_mpc5xxx_clks,
wdenkbe9c1cb2004-02-24 02:00:03 +0000299#endif /* CONFIG_MPC5xxx */
wdenk337f5652004-10-28 00:09:35 +0000300#if defined(CONFIG_MPC8220)
301 prt_mpc8220_clks,
302#endif
wdenkfe8c2802002-11-03 00:38:21 +0000303 checkboard,
304 INIT_FUNC_WATCHDOG_INIT
wdenkda55c6e2004-01-20 23:12:12 +0000305#if defined(CONFIG_MISC_INIT_F)
wdenkfe8c2802002-11-03 00:38:21 +0000306 misc_init_f,
307#endif
308 INIT_FUNC_WATCHDOG_RESET
309#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
310 init_func_i2c,
311#endif
312#if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */
313 dtt_init,
314#endif
wdenkc08f1582003-04-27 22:52:51 +0000315#ifdef CONFIG_POST
316 post_init_f,
317#endif
wdenkfe8c2802002-11-03 00:38:21 +0000318 INIT_FUNC_WATCHDOG_RESET
319 init_func_ram,
320#if defined(CFG_DRAM_TEST)
321 testdram,
322#endif /* CFG_DRAM_TEST */
323 INIT_FUNC_WATCHDOG_RESET
324
325 NULL, /* Terminate this list */
326};
327
328/************************************************************************
329 *
330 * This is the first part of the initialization sequence that is
331 * implemented in C, but still running from ROM.
332 *
333 * The main purpose is to provide a (serial) console interface as
334 * soon as possible (so we can see any error messages), and to
335 * initialize the RAM so that we can relocate the monitor code to
336 * RAM.
337 *
338 * Be aware of the restrictions: global data is read-only, BSS is not
339 * initialized, and stack space is limited to a few kB.
340 *
341 ************************************************************************
342 */
343
344void board_init_f (ulong bootflag)
345{
wdenkfe8c2802002-11-03 00:38:21 +0000346 bd_t *bd;
347 ulong len, addr, addr_sp;
Wolfgang Denk3135c542005-08-26 01:36:03 +0200348 ulong *s;
wdenkfe8c2802002-11-03 00:38:21 +0000349 gd_t *id;
350 init_fnc_t **init_fnc_ptr;
351#ifdef CONFIG_PRAM
352 int i;
353 ulong reg;
354 uchar tmp[64]; /* long enough for environment variables */
355#endif
356
357 /* Pointer is writable since we allocated a register for it */
358 gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
wdenk3337af42004-07-01 20:28:03 +0000359 /* compiler optimization barrier needed for GCC >= 3.4 */
360 __asm__ __volatile__("": : :"memory");
wdenkfe8c2802002-11-03 00:38:21 +0000361
Jon Loeligerf5ad3782005-07-23 10:37:35 -0500362#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000363 /* Clear initial global data */
364 memset ((void *) gd, 0, sizeof (gd_t));
365#endif
366
367 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
368 if ((*init_fnc_ptr) () != 0) {
369 hang ();
370 }
371 }
372
373 /*
374 * Now that we have DRAM mapped and working, we can
375 * relocate the code and continue running from DRAM.
376 *
377 * Reserve memory at end of RAM for (top down in that order):
wdenk57b2d802003-06-27 21:31:46 +0000378 * - kernel log buffer
wdenkfe8c2802002-11-03 00:38:21 +0000379 * - protected RAM
380 * - LCD framebuffer
381 * - monitor code
382 * - board info struct
383 */
wdenkb9a83a92003-05-30 12:48:29 +0000384 len = (ulong)&_end - CFG_MONITOR_BASE;
wdenkfe8c2802002-11-03 00:38:21 +0000385
386#ifndef CONFIG_VERY_BIG_RAM
387 addr = CFG_SDRAM_BASE + gd->ram_size;
388#else
389 /* only allow stack below 256M */
390 addr = CFG_SDRAM_BASE +
391 (gd->ram_size > 256 << 20) ? 256 << 20 : gd->ram_size;
392#endif
393
wdenk9dfa8d12002-12-08 09:53:23 +0000394#ifdef CONFIG_LOGBUFFER
395 /* reserve kernel log buffer */
396 addr -= (LOGBUFF_RESERVE);
wdenk3086a972003-06-28 23:11:04 +0000397 debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr);
wdenk9dfa8d12002-12-08 09:53:23 +0000398#endif
399
wdenkfe8c2802002-11-03 00:38:21 +0000400#ifdef CONFIG_PRAM
401 /*
402 * reserve protected RAM
403 */
404 i = getenv_r ("pram", tmp, sizeof (tmp));
405 reg = (i > 0) ? simple_strtoul (tmp, NULL, 10) : CONFIG_PRAM;
406 addr -= (reg << 10); /* size is in kB */
wdenk3086a972003-06-28 23:11:04 +0000407 debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000408#endif /* CONFIG_PRAM */
409
410 /* round down to next 4 kB limit */
411 addr &= ~(4096 - 1);
wdenk3086a972003-06-28 23:11:04 +0000412 debug ("Top of RAM usable for U-Boot at: %08lx\n", addr);
wdenkfe8c2802002-11-03 00:38:21 +0000413
414#ifdef CONFIG_LCD
415 /* reserve memory for LCD display (always full pages) */
416 addr = lcd_setmem (addr);
417 gd->fb_base = addr;
418#endif /* CONFIG_LCD */
419
420#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
421 /* reserve memory for video display (always full pages) */
422 addr = video_setmem (addr);
423 gd->fb_base = addr;
424#endif /* CONFIG_VIDEO */
425
426 /*
427 * reserve memory for U-Boot code, data & bss
wdenk4e112c12003-06-03 23:54:09 +0000428 * round down to next 4 kB limit
wdenkfe8c2802002-11-03 00:38:21 +0000429 */
430 addr -= len;
wdenk4e112c12003-06-03 23:54:09 +0000431 addr &= ~(4096 - 1);
wdenkfe8c2802002-11-03 00:38:21 +0000432
wdenk3086a972003-06-28 23:11:04 +0000433 debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000434
wdenk452cfd62002-11-19 11:04:11 +0000435#ifdef CONFIG_AMIGAONEG3SE
436 gd->relocaddr = addr;
437#endif
438
wdenkfe8c2802002-11-03 00:38:21 +0000439 /*
440 * reserve memory for malloc() arena
441 */
442 addr_sp = addr - TOTAL_MALLOC_LEN;
wdenk3086a972003-06-28 23:11:04 +0000443 debug ("Reserving %dk for malloc() at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000444 TOTAL_MALLOC_LEN >> 10, addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000445
446 /*
447 * (permanently) allocate a Board Info struct
448 * and a permanent copy of the "global" data
449 */
450 addr_sp -= sizeof (bd_t);
451 bd = (bd_t *) addr_sp;
452 gd->bd = bd;
wdenk3086a972003-06-28 23:11:04 +0000453 debug ("Reserving %d Bytes for Board Info at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000454 sizeof (bd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000455 addr_sp -= sizeof (gd_t);
456 id = (gd_t *) addr_sp;
wdenk3086a972003-06-28 23:11:04 +0000457 debug ("Reserving %d Bytes for Global Data at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000458 sizeof (gd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000459
460 /*
461 * Finally, we set up a new (bigger) stack.
462 *
463 * Leave some safety gap for SP, force alignment on 16 byte boundary
464 * Clear initial stack frame
465 */
466 addr_sp -= 16;
467 addr_sp &= ~0xF;
Wolfgang Denk3135c542005-08-26 01:36:03 +0200468 s = (ulong *)addr_sp;
469 *s-- = 0;
470 *s-- = 0;
471 addr_sp = (ulong)s;
wdenk3086a972003-06-28 23:11:04 +0000472 debug ("Stack Pointer at: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000473
474 /*
475 * Save local variables to board info struct
476 */
477
wdenkda55c6e2004-01-20 23:12:12 +0000478 bd->bi_memstart = CFG_SDRAM_BASE; /* start of DRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000479 bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */
480
481#ifdef CONFIG_IP860
wdenkda55c6e2004-01-20 23:12:12 +0000482 bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */
483 bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */
wdenk337f5652004-10-28 00:09:35 +0000484#elif defined CONFIG_MPC8220
485 bd->bi_sramstart = CFG_SRAM_BASE; /* start of SRAM memory */
486 bd->bi_sramsize = CFG_SRAM_SIZE; /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000487#else
wdenkda55c6e2004-01-20 23:12:12 +0000488 bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */
489 bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000490#endif
491
wdenk9c53f402003-10-15 23:53:47 +0000492#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
493 defined(CONFIG_E500)
wdenkfe8c2802002-11-03 00:38:21 +0000494 bd->bi_immr_base = CFG_IMMR; /* base of IMMR register */
495#endif
wdenkbe9c1cb2004-02-24 02:00:03 +0000496#if defined(CONFIG_MPC5xxx)
wdenk21136db2003-07-16 21:53:01 +0000497 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
wdenk337f5652004-10-28 00:09:35 +0000498#endif
Eran Liberty9095d4a2005-07-28 10:08:46 -0500499#if defined(CONFIG_MPC83XX)
500 bd->bi_immrbar = CFG_IMMRBAR;
501#endif
wdenk337f5652004-10-28 00:09:35 +0000502#if defined(CONFIG_MPC8220)
503 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
504 bd->bi_inpfreq = gd->inp_clk;
505 bd->bi_pcifreq = gd->pci_clk;
506 bd->bi_vcofreq = gd->vco_clk;
507 bd->bi_pevfreq = gd->pev_clk;
508 bd->bi_flbfreq = gd->flb_clk;
509
510 /* store bootparam to sram (backward compatible), here? */
511 {
wdenk20dd2fa2004-11-21 00:06:33 +0000512 u32 *sram = (u32 *)CFG_SRAM_BASE;
513 *sram++ = gd->ram_size;
514 *sram++ = gd->bus_clk;
515 *sram++ = gd->inp_clk;
516 *sram++ = gd->cpu_clk;
517 *sram++ = gd->vco_clk;
518 *sram++ = gd->flb_clk;
519 *sram++ = 0xb8c3ba11; /* boot signature */
wdenk337f5652004-10-28 00:09:35 +0000520 }
wdenk21136db2003-07-16 21:53:01 +0000521#endif
wdenkfe8c2802002-11-03 00:38:21 +0000522
523 bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */
524
525 WATCHDOG_RESET ();
526 bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
527 bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
Jon Loeligerf5ad3782005-07-23 10:37:35 -0500528#if defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000529 bd->bi_cpmfreq = gd->cpm_clk;
530 bd->bi_brgfreq = gd->brg_clk;
531 bd->bi_sccfreq = gd->scc_clk;
532 bd->bi_vco = gd->vco_out;
Jon Loeligerf5ad3782005-07-23 10:37:35 -0500533#endif /* CONFIG_CPM2 */
wdenkbe9c1cb2004-02-24 02:00:03 +0000534#if defined(CONFIG_MPC5xxx)
wdenk21136db2003-07-16 21:53:01 +0000535 bd->bi_ipbfreq = gd->ipb_clk;
536 bd->bi_pcifreq = gd->pci_clk;
wdenkbe9c1cb2004-02-24 02:00:03 +0000537#endif /* CONFIG_MPC5xxx */
wdenkfe8c2802002-11-03 00:38:21 +0000538 bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
539
540#ifdef CFG_EXTBDINFO
541 strncpy (bd->bi_s_version, "1.2", sizeof (bd->bi_s_version));
542 strncpy (bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version));
543
544 bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
545 bd->bi_plb_busfreq = gd->bus_clk;
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200546#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || defined(CONFIG_440EP) || defined(CONFIG_440GR)
wdenkfe8c2802002-11-03 00:38:21 +0000547 bd->bi_pci_busfreq = get_PCI_freq ();
wdenkf16b5162004-03-23 21:43:07 +0000548 bd->bi_opbfreq = get_OPB_freq ();
wdenke537b3b2004-02-23 23:54:43 +0000549#elif defined(CONFIG_XILINX_ML300)
550 bd->bi_pci_busfreq = get_PCI_freq ();
wdenkfe8c2802002-11-03 00:38:21 +0000551#endif
552#endif
553
wdenk3086a972003-06-28 23:11:04 +0000554 debug ("New Stack Pointer is: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000555
556 WATCHDOG_RESET ();
557
558#ifdef CONFIG_POST
559 post_bootmode_init();
wdenkca9bc762003-07-15 07:45:49 +0000560 post_run (NULL, POST_ROM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000561#endif
562
563 WATCHDOG_RESET();
564
wdenk874ac262003-07-24 23:38:38 +0000565 memcpy (id, (void *)gd, sizeof (gd_t));
wdenkfe8c2802002-11-03 00:38:21 +0000566
567 relocate_code (addr_sp, id, addr);
568
569 /* NOTREACHED - relocate_code() does not return */
570}
571
572
573/************************************************************************
574 *
575 * This is the next part if the initialization sequence: we are now
576 * running from RAM and have a "normal" C environment, i. e. global
577 * data can be written, BSS has been cleared, the stack size in not
578 * that critical any more, etc.
579 *
580 ************************************************************************
581 */
582
583void board_init_r (gd_t *id, ulong dest_addr)
584{
wdenkfe8c2802002-11-03 00:38:21 +0000585 cmd_tbl_t *cmdtp;
586 char *s, *e;
587 bd_t *bd;
588 int i;
589 extern void malloc_bin_reloc (void);
590#ifndef CFG_ENV_IS_NOWHERE
591 extern char * env_name_spec;
592#endif
593
594#ifndef CFG_NO_FLASH
595 ulong flash_size;
596#endif
597
598 gd = id; /* initialize RAM version of global data */
599 bd = gd->bd;
600
601 gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
602
wdenk3086a972003-06-28 23:11:04 +0000603 debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000604
605 WATCHDOG_RESET ();
606
wdenkda55c6e2004-01-20 23:12:12 +0000607#if defined(CONFIG_BOARD_EARLY_INIT_R)
608 board_early_init_r ();
609#endif
610
wdenkfe8c2802002-11-03 00:38:21 +0000611 gd->reloc_off = dest_addr - CFG_MONITOR_BASE;
wdenk57b2d802003-06-27 21:31:46 +0000612
wdenkb9a83a92003-05-30 12:48:29 +0000613 monitor_flash_len = (ulong)&__init_end - dest_addr;
wdenkfe8c2802002-11-03 00:38:21 +0000614
wdenk7ac16102004-08-01 22:48:16 +0000615#ifdef CONFIG_SERIAL_MULTI
616 serial_initialize();
617#endif
618
wdenkfe8c2802002-11-03 00:38:21 +0000619 /*
620 * We have to relocate the command table manually
621 */
wdenk57b2d802003-06-27 21:31:46 +0000622 for (cmdtp = &__u_boot_cmd_start; cmdtp != &__u_boot_cmd_end; cmdtp++) {
wdenkfe8c2802002-11-03 00:38:21 +0000623 ulong addr;
wdenkfe8c2802002-11-03 00:38:21 +0000624 addr = (ulong) (cmdtp->cmd) + gd->reloc_off;
625#if 0
626 printf ("Command \"%s\": 0x%08lx => 0x%08lx\n",
627 cmdtp->name, (ulong) (cmdtp->cmd), addr);
628#endif
629 cmdtp->cmd =
630 (int (*)(struct cmd_tbl_s *, int, int, char *[]))addr;
631
632 addr = (ulong)(cmdtp->name) + gd->reloc_off;
633 cmdtp->name = (char *)addr;
634
635 if (cmdtp->usage) {
636 addr = (ulong)(cmdtp->usage) + gd->reloc_off;
637 cmdtp->usage = (char *)addr;
638 }
639#ifdef CFG_LONGHELP
640 if (cmdtp->help) {
641 addr = (ulong)(cmdtp->help) + gd->reloc_off;
642 cmdtp->help = (char *)addr;
643 }
644#endif
645 }
646 /* there are some other pointer constants we must deal with */
647#ifndef CFG_ENV_IS_NOWHERE
648 env_name_spec += gd->reloc_off;
649#endif
650
651 WATCHDOG_RESET ();
652
wdenk56f94be2002-11-05 16:35:14 +0000653#ifdef CONFIG_LOGBUFFER
wdenk9dfa8d12002-12-08 09:53:23 +0000654 logbuff_init_ptrs ();
wdenk56f94be2002-11-05 16:35:14 +0000655#endif
wdenkfe8c2802002-11-03 00:38:21 +0000656#ifdef CONFIG_POST
wdenk9dfa8d12002-12-08 09:53:23 +0000657 post_output_backlog ();
wdenkfe8c2802002-11-03 00:38:21 +0000658 post_reloc ();
659#endif
660
661 WATCHDOG_RESET();
662
663#if defined(CONFIG_IP860) || defined(CONFIG_PCU_E) || defined (CONFIG_FLAGADM)
664 icache_enable (); /* it's time to enable the instruction cache */
665#endif
666
wdenk9c53f402003-10-15 23:53:47 +0000667#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
wdenkda55c6e2004-01-20 23:12:12 +0000668 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
wdenk9c53f402003-10-15 23:53:47 +0000669#endif
670
wdenkef5fe752003-03-12 10:41:04 +0000671#if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000672 /*
wdenkef5fe752003-03-12 10:41:04 +0000673 * Do PCI configuration on BAB7xx and CPC45 _before_ the flash
674 * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus
675 * bridge there.
wdenkfe8c2802002-11-03 00:38:21 +0000676 */
677 pci_init ();
wdenkef5fe752003-03-12 10:41:04 +0000678#endif
679#if defined(CONFIG_BAB7xx)
wdenkfe8c2802002-11-03 00:38:21 +0000680 /*
681 * Initialise the ISA bridge
682 */
683 initialise_w83c553f ();
684#endif
685
686 asm ("sync ; isync");
687
688 /*
689 * Setup trap handlers
690 */
691 trap_init (dest_addr);
692
693#if !defined(CFG_NO_FLASH)
694 puts ("FLASH: ");
695
696 if ((flash_size = flash_init ()) > 0) {
wdenk84650f52003-08-30 00:05:50 +0000697# ifdef CFG_FLASH_CHECKSUM
wdenkfe8c2802002-11-03 00:38:21 +0000698 print_size (flash_size, "");
699 /*
700 * Compute and print flash CRC if flashchecksum is set to 'y'
701 *
702 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
703 */
704 s = getenv ("flashchecksum");
705 if (s && (*s == 'y')) {
706 printf (" CRC: %08lX",
wdenka09491a2004-04-08 22:31:29 +0000707 crc32 (0, (const unsigned char *) CFG_FLASH_BASE, flash_size)
708 );
wdenkfe8c2802002-11-03 00:38:21 +0000709 }
710 putc ('\n');
wdenk84650f52003-08-30 00:05:50 +0000711# else /* !CFG_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000712 print_size (flash_size, "\n");
wdenk84650f52003-08-30 00:05:50 +0000713# endif /* CFG_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000714 } else {
715 puts (failed);
716 hang ();
717 }
718
719 bd->bi_flashstart = CFG_FLASH_BASE; /* update start of FLASH memory */
720 bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */
wdenka09491a2004-04-08 22:31:29 +0000721# if defined(CONFIG_PCU_E) || defined(CONFIG_OXC) || defined(CONFIG_RMU)
722 /* flash mapped at end of memory map */
723 bd->bi_flashoffset = TEXT_BASE + flash_size;
wdenk84650f52003-08-30 00:05:50 +0000724# elif CFG_MONITOR_BASE == CFG_FLASH_BASE
wdenkb9a83a92003-05-30 12:48:29 +0000725 bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */
wdenk84650f52003-08-30 00:05:50 +0000726# else
wdenkfe8c2802002-11-03 00:38:21 +0000727 bd->bi_flashoffset = 0;
wdenk84650f52003-08-30 00:05:50 +0000728# endif
729#else /* CFG_NO_FLASH */
wdenkfe8c2802002-11-03 00:38:21 +0000730
731 bd->bi_flashsize = 0;
732 bd->bi_flashstart = 0;
733 bd->bi_flashoffset = 0;
734#endif /* !CFG_NO_FLASH */
735
736 WATCHDOG_RESET ();
737
738 /* initialize higher level parts of CPU like time base and timers */
739 cpu_init_r ();
740
741 WATCHDOG_RESET ();
742
743 /* initialize malloc() area */
744 mem_malloc_init ();
745 malloc_bin_reloc ();
746
747#ifdef CONFIG_SPI
748# if !defined(CFG_ENV_IS_IN_EEPROM)
749 spi_init_f ();
750# endif
751 spi_init_r ();
752#endif
753
754 /* relocate environment function pointers etc. */
755 env_relocate ();
756
757 /*
758 * Fill in missing fields of bd_info.
wdenk57b2d802003-06-27 21:31:46 +0000759 * We do this here, where we have "normal" access to the
760 * environment; we used to do this still running from ROM,
761 * where had to use getenv_r(), which can be pretty slow when
762 * the environment is in EEPROM.
wdenkfe8c2802002-11-03 00:38:21 +0000763 */
wdenk78924a72004-04-18 21:45:42 +0000764
765#if defined(CFG_EXTBDINFO)
766#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
767#if defined(CONFIG_I2CFAST)
768 /*
769 * set bi_iic_fast for linux taking environment variable
770 * "i2cfast" into account
771 */
772 {
773 char *s = getenv ("i2cfast");
774 if (s && ((*s == 'y') || (*s == 'Y'))) {
775 bd->bi_iic_fast[0] = 1;
776 bd->bi_iic_fast[1] = 1;
777 } else {
778 bd->bi_iic_fast[0] = 0;
779 bd->bi_iic_fast[1] = 0;
780 }
781 }
782#else
783 bd->bi_iic_fast[0] = 0;
784 bd->bi_iic_fast[1] = 0;
785#endif /* CONFIG_I2CFAST */
786#endif /* CONFIG_405GP, CONFIG_405EP */
787#endif /* CFG_EXTBDINFO */
788
wdenkfe8c2802002-11-03 00:38:21 +0000789 s = getenv ("ethaddr");
790#if defined (CONFIG_MBX) || defined (CONFIG_RPXCLASSIC) || defined(CONFIG_IAD210)
791 if (s == NULL)
792 board_get_enetaddr (bd->bi_enetaddr);
793 else
794#endif
795 for (i = 0; i < 6; ++i) {
796 bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0;
797 if (s)
798 s = (*e) ? e + 1 : e;
799 }
800#ifdef CONFIG_HERMES
801 if ((gd->board_type >> 16) == 2)
802 bd->bi_ethspeed = gd->board_type & 0xFFFF;
803 else
804 bd->bi_ethspeed = 0xFFFF;
805#endif
806
807#ifdef CONFIG_NX823
808 load_sernum_ethaddr ();
809#endif
810
wdenk54070ab2004-12-31 09:32:47 +0000811#ifdef CONFIG_HAS_ETH1
wdenkfe8c2802002-11-03 00:38:21 +0000812 /* handle the 2nd ethernet address */
813
814 s = getenv ("eth1addr");
815
816 for (i = 0; i < 6; ++i) {
817 bd->bi_enet1addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
818 if (s)
819 s = (*e) ? e + 1 : e;
820 }
821#endif
wdenk54070ab2004-12-31 09:32:47 +0000822#ifdef CONFIG_HAS_ETH2
wdenkfe8c2802002-11-03 00:38:21 +0000823 /* handle the 3rd ethernet address */
824
825 s = getenv ("eth2addr");
Stefan Roese5ff4c3f2005-08-15 12:31:23 +0200826#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenk544e9732004-02-06 23:19:44 +0000827 if (s == NULL)
828 board_get_enetaddr(bd->bi_enet2addr);
829 else
830#endif
wdenkfe8c2802002-11-03 00:38:21 +0000831 for (i = 0; i < 6; ++i) {
832 bd->bi_enet2addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
833 if (s)
834 s = (*e) ? e + 1 : e;
835 }
836#endif
837
wdenk54070ab2004-12-31 09:32:47 +0000838#ifdef CONFIG_HAS_ETH3
wdenk544e9732004-02-06 23:19:44 +0000839 /* handle 4th ethernet address */
840 s = getenv("eth3addr");
Stefan Roese5ff4c3f2005-08-15 12:31:23 +0200841#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenk544e9732004-02-06 23:19:44 +0000842 if (s == NULL)
843 board_get_enetaddr(bd->bi_enet3addr);
844 else
845#endif
846 for (i = 0; i < 6; ++i) {
847 bd->bi_enet3addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
848 if (s)
849 s = (*e) ? e + 1 : e;
850 }
851#endif
wdenkfe8c2802002-11-03 00:38:21 +0000852
853#if defined(CONFIG_TQM8xxL) || defined(CONFIG_TQM8260) || \
wdenke07ec1b2004-05-12 22:54:36 +0000854 defined(CONFIG_CCM) || defined(CONFIG_KUP4K) || defined(CONFIG_KUP4X)
wdenkfe8c2802002-11-03 00:38:21 +0000855 load_sernum_ethaddr ();
856#endif
857 /* IP Address */
858 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
859
860 WATCHDOG_RESET ();
861
wdenkf8c590b2004-06-01 21:08:17 +0000862#if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx) && !defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000863 /*
864 * Do pci configuration
865 */
866 pci_init ();
867#endif
868
869/** leave this here (after malloc(), environment and PCI are working) **/
870 /* Initialize devices */
871 devices_init ();
872
wdenk874ac262003-07-24 23:38:38 +0000873 /* Initialize the jump table for applications */
874 jumptable_init ();
wdenkfe8c2802002-11-03 00:38:21 +0000875
876 /* Initialize the console (after the relocation and devices init) */
877 console_init_r ();
wdenkfe8c2802002-11-03 00:38:21 +0000878
879#if defined(CONFIG_CCM) || \
880 defined(CONFIG_COGENT) || \
881 defined(CONFIG_CPCI405) || \
882 defined(CONFIG_EVB64260) || \
wdenk56f94be2002-11-05 16:35:14 +0000883 defined(CONFIG_KUP4K) || \
wdenk65faef92004-03-25 19:29:38 +0000884 defined(CONFIG_KUP4X) || \
wdenkfe8c2802002-11-03 00:38:21 +0000885 defined(CONFIG_LWMON) || \
886 defined(CONFIG_PCU_E) || \
887 defined(CONFIG_W7O) || \
888 defined(CONFIG_MISC_INIT_R)
889 /* miscellaneous platform dependent initialisations */
890 misc_init_r ();
891#endif
892
893#ifdef CONFIG_HERMES
894 if (bd->bi_ethspeed != 0xFFFF)
895 hermes_start_lxt980 ((int) bd->bi_ethspeed);
896#endif
897
898#if (CONFIG_COMMANDS & CFG_CMD_NET) && ( \
899 defined(CONFIG_CCM) || \
wdenkef5fe752003-03-12 10:41:04 +0000900 defined(CONFIG_ELPT860) || \
wdenkfe8c2802002-11-03 00:38:21 +0000901 defined(CONFIG_EP8260) || \
902 defined(CONFIG_IP860) || \
903 defined(CONFIG_IVML24) || \
904 defined(CONFIG_IVMS8) || \
wdenkfe8c2802002-11-03 00:38:21 +0000905 defined(CONFIG_MPC8260ADS) || \
wdenkbf2f8c92003-05-22 22:52:13 +0000906 defined(CONFIG_MPC8266ADS) || \
wdenk9c53f402003-10-15 23:53:47 +0000907 defined(CONFIG_MPC8560ADS) || \
wdenkfe8c2802002-11-03 00:38:21 +0000908 defined(CONFIG_PCU_E) || \
909 defined(CONFIG_RPXSUPER) || \
wdenk78924a72004-04-18 21:45:42 +0000910 defined(CONFIG_STXGP3) || \
wdenkc28149c2005-05-30 23:55:42 +0000911 defined(CONFIG_SPD823TS) || \
912 defined(CONFIG_RESET_PHY_R) )
wdenkfe8c2802002-11-03 00:38:21 +0000913
914 WATCHDOG_RESET ();
wdenk3086a972003-06-28 23:11:04 +0000915 debug ("Reset Ethernet PHY\n");
wdenkfe8c2802002-11-03 00:38:21 +0000916 reset_phy ();
917#endif
918
919#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
920 WATCHDOG_RESET ();
921 puts ("KGDB: ");
922 kgdb_init ();
923#endif
924
wdenk3086a972003-06-28 23:11:04 +0000925 debug ("U-Boot relocated to %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000926
927 /*
928 * Enable Interrupts
929 */
930 interrupt_init ();
931
932 /* Must happen after interrupts are initialized since
933 * an irq handler gets installed
934 */
wdenkc35ba4e2004-03-14 22:25:36 +0000935#ifdef CONFIG_SERIAL_SOFTWARE_FIFO
wdenkfe8c2802002-11-03 00:38:21 +0000936 serial_buffered_init();
937#endif
938
939#ifdef CONFIG_STATUS_LED
940 status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING);
941#endif
942
943 udelay (20);
944
945 set_timer (0);
946
wdenkfe8c2802002-11-03 00:38:21 +0000947 /* Initialize from environment */
948 if ((s = getenv ("loadaddr")) != NULL) {
949 load_addr = simple_strtoul (s, NULL, 16);
950 }
951#if (CONFIG_COMMANDS & CFG_CMD_NET)
952 if ((s = getenv ("bootfile")) != NULL) {
953 copy_filename (BootFile, s, sizeof (BootFile));
954 }
955#endif /* CFG_CMD_NET */
956
957 WATCHDOG_RESET ();
958
959#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
960 WATCHDOG_RESET ();
961 puts ("SCSI: ");
962 scsi_init ();
963#endif
964
965#if (CONFIG_COMMANDS & CFG_CMD_DOC)
966 WATCHDOG_RESET ();
967 puts ("DOC: ");
968 doc_init ();
969#endif
970
stroese1b7b4d42003-05-23 11:16:49 +0000971#if (CONFIG_COMMANDS & CFG_CMD_NAND)
972 WATCHDOG_RESET ();
stroesed3491b42004-12-16 17:53:17 +0000973 puts ("NAND: ");
stroese1b7b4d42003-05-23 11:16:49 +0000974 nand_init(); /* go init the NAND */
975#endif
976
wdenkfe8c2802002-11-03 00:38:21 +0000977#if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_NET_MULTI)
978 WATCHDOG_RESET ();
979 puts ("Net: ");
980 eth_initialize (bd);
981#endif
982
983#ifdef CONFIG_POST
wdenkca9bc762003-07-15 07:45:49 +0000984 post_run (NULL, POST_RAM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000985#endif
986
987#if (CONFIG_COMMANDS & CFG_CMD_PCMCIA) && !(CONFIG_COMMANDS & CFG_CMD_IDE)
988 WATCHDOG_RESET ();
989 puts ("PCMCIA:");
990 pcmcia_init ();
991#endif
992
993#if (CONFIG_COMMANDS & CFG_CMD_IDE)
994 WATCHDOG_RESET ();
995# ifdef CONFIG_IDE_8xx_PCCARD
996 puts ("PCMCIA:");
997# else
998 puts ("IDE: ");
999#endif
1000 ide_init ();
1001#endif /* CFG_CMD_IDE */
1002
1003#ifdef CONFIG_LAST_STAGE_INIT
1004 WATCHDOG_RESET ();
1005 /*
1006 * Some parts can be only initialized if all others (like
1007 * Interrupts) are up and running (i.e. the PC-style ISA
1008 * keyboard).
1009 */
1010 last_stage_init ();
1011#endif
1012
1013#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
1014 WATCHDOG_RESET ();
1015 bedbug_init ();
1016#endif
1017
wdenk9dfa8d12002-12-08 09:53:23 +00001018#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
wdenkfe8c2802002-11-03 00:38:21 +00001019 /*
1020 * Export available size of memory for Linux,
1021 * taking into account the protected RAM at top of memory
1022 */
1023 {
1024 ulong pram;
wdenkfe8c2802002-11-03 00:38:21 +00001025 uchar memsz[32];
wdenk9dfa8d12002-12-08 09:53:23 +00001026#ifdef CONFIG_PRAM
1027 char *s;
wdenkfe8c2802002-11-03 00:38:21 +00001028
1029 if ((s = getenv ("pram")) != NULL) {
1030 pram = simple_strtoul (s, NULL, 10);
1031 } else {
1032 pram = CONFIG_PRAM;
1033 }
wdenk9dfa8d12002-12-08 09:53:23 +00001034#else
1035 pram=0;
1036#endif
1037#ifdef CONFIG_LOGBUFFER
1038 /* Also take the logbuffer into account (pram is in kB) */
1039 pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024;
1040#endif
wdenkfe8c2802002-11-03 00:38:21 +00001041 sprintf (memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
1042 setenv ("mem", memsz);
1043 }
1044#endif
1045
wdenkb983fa22004-01-16 00:30:56 +00001046#ifdef CONFIG_PS2KBD
1047 puts ("PS/2: ");
1048 kbd_init();
1049#endif
1050
wdenkc08f1582003-04-27 22:52:51 +00001051#ifdef CONFIG_MODEM_SUPPORT
1052 {
1053 extern int do_mdm_init;
1054 do_mdm_init = gd->do_mdm_init;
1055 }
1056#endif
1057
wdenkfe8c2802002-11-03 00:38:21 +00001058 /* Initialization complete - start the monitor */
1059
1060 /* main_loop() can return to retry autoboot, if so just run it again. */
1061 for (;;) {
1062 WATCHDOG_RESET ();
1063 main_loop ();
1064 }
1065
1066 /* NOTREACHED - no way out of command loop except booting */
1067}
1068
1069void hang (void)
1070{
1071 puts ("### ERROR ### Please RESET the board ###\n");
wdenke97d3d92004-02-23 22:22:28 +00001072#ifdef CONFIG_SHOW_BOOT_PROGRESS
1073 show_boot_progress(-30);
1074#endif
wdenkfe8c2802002-11-03 00:38:21 +00001075 for (;;);
1076}
1077
wdenkc08f1582003-04-27 22:52:51 +00001078#ifdef CONFIG_MODEM_SUPPORT
1079/* called from main loop (common/main.c) */
1080extern void dbg(const char *fmt, ...);
1081int mdm_init (void)
1082{
1083 char env_str[16];
1084 char *init_str;
1085 int i;
1086 extern char console_buffer[];
1087 static inline void mdm_readline(char *buf, int bufsiz);
1088 extern void enable_putc(void);
1089 extern int hwflow_onoff(int);
1090
1091 enable_putc(); /* enable serial_putc() */
1092
1093#ifdef CONFIG_HWFLOW
1094 init_str = getenv("mdm_flow_control");
1095 if (init_str && (strcmp(init_str, "rts/cts") == 0))
1096 hwflow_onoff (1);
1097 else
1098 hwflow_onoff(-1);
1099#endif
1100
1101 for (i = 1;;i++) {
1102 sprintf(env_str, "mdm_init%d", i);
1103 if ((init_str = getenv(env_str)) != NULL) {
1104 serial_puts(init_str);
1105 serial_puts("\n");
1106 for(;;) {
1107 mdm_readline(console_buffer, CFG_CBSIZE);
1108 dbg("ini%d: [%s]", i, console_buffer);
1109
1110 if ((strcmp(console_buffer, "OK") == 0) ||
1111 (strcmp(console_buffer, "ERROR") == 0)) {
1112 dbg("ini%d: cmd done", i);
1113 break;
1114 } else /* in case we are originating call ... */
1115 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1116 dbg("ini%d: connect", i);
1117 return 0;
1118 }
1119 }
1120 } else
1121 break; /* no init string - stop modem init */
1122
1123 udelay(100000);
1124 }
1125
1126 udelay(100000);
1127
1128 /* final stage - wait for connect */
1129 for(;i > 1;) { /* if 'i' > 1 - wait for connection
1130 message from modem */
1131 mdm_readline(console_buffer, CFG_CBSIZE);
1132 dbg("ini_f: [%s]", console_buffer);
1133 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1134 dbg("ini_f: connected");
1135 return 0;
1136 }
1137 }
1138
1139 return 0;
1140}
1141
1142/* 'inline' - We have to do it fast */
1143static inline void mdm_readline(char *buf, int bufsiz)
1144{
1145 char c;
1146 char *p;
1147 int n;
1148
1149 n = 0;
1150 p = buf;
1151 for(;;) {
1152 c = serial_getc();
1153
1154 /* dbg("(%c)", c); */
1155
1156 switch(c) {
1157 case '\r':
1158 break;
1159 case '\n':
1160 *p = '\0';
1161 return;
1162
1163 default:
1164 if(n++ > bufsiz) {
1165 *p = '\0';
1166 return; /* sanity check */
1167 }
1168 *p = c;
1169 p++;
1170 break;
1171 }
1172 }
1173}
1174#endif
1175
wdenkfe8c2802002-11-03 00:38:21 +00001176#if 0 /* We could use plain global data, but the resulting code is bigger */
1177/*
1178 * Pointer to initial global data area
1179 *
1180 * Here we initialize it.
1181 */
1182#undef XTRN_DECLARE_GLOBAL_DATA_PTR
1183#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
1184DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
1185#endif /* 0 */
1186
1187/************************************************************************/