blob: 3d770f88bdeb92d79157d95c544991ec45ed4ce7 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -07002/**
3 * (C) Copyright 2014, Cavium Inc.
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -07004**/
5
6#ifndef __THUNDERX_88XX_H__
7#define __THUNDERX_88XX_H__
8
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -07009#define CONFIG_THUNDERX
10
11#define CONFIG_SYS_64BIT
12
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070013#define MEM_BASE 0x00500000
14
Sergey Temerkhanov62dce242015-10-14 09:55:51 -070015#define CONFIG_SYS_LOWMEM_BASE MEM_BASE
16
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070017/* Link Definitions */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070018#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
19
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070020/* SMP Spin Table Definitions */
21#define CPU_RELEASE_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
22
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070023/* Generic Timer Definitions */
24#define COUNTER_FREQUENCY (0x1800000) /* 24MHz */
25
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070026/* PL011 Serial Configuration */
27
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070028#define CONFIG_PL011_CLOCK 24000000
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070029
30/* Generic Interrupt Controller Definitions */
31#define GICD_BASE (0x801000000000)
32#define GICR_BASE (0x801000002000)
33#define CONFIG_SYS_SERIAL0 0x87e024000000
34#define CONFIG_SYS_SERIAL1 0x87e025000000
35
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070036/* BOOTP options */
37#define CONFIG_BOOTP_BOOTFILESIZE
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070038
39/* Miscellaneous configurable options */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070040
41/* Physical Memory Map */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070042#define PHYS_SDRAM_1 (MEM_BASE) /* SDRAM Bank #1 */
43#define PHYS_SDRAM_1_SIZE (0x80000000-MEM_BASE) /* 2048 MB */
44#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
45
46/* Initial environment variables */
47#define UBOOT_IMG_HEAD_SIZE 0x40
48/* C80000 - 0x40 */
49#define CONFIG_EXTRA_ENV_SETTINGS \
50 "kernel_addr=08007ffc0\0" \
51 "fdt_addr=0x94C00000\0" \
52 "fdt_high=0x9fffffff\0"
53
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070054/* Do not preserve environment */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070055
56/* Monitor Command Prompt */
57#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070058#define CONFIG_SYS_MAXARGS 64 /* max command args */
Sergey Temerkhanov69f7a032015-10-14 09:55:50 -070059#define PLL_REF_CLK 50000000 /* 50 MHz */
60#define NS_PER_REF_CLK_TICK (1000000000/PLL_REF_CLK)
61
62#endif /* __THUNDERX_88XX_H__ */