Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 1 | CONFIG_ARM=y |
| 2 | CONFIG_TARGET_SL28=y |
Tom Rini | e25a03a | 2021-11-01 12:19:22 +0000 | [diff] [blame] | 3 | CONFIG_SYS_MALLOC_LEN=0x202000 |
| 4 | CONFIG_SYS_MALLOC_F_LEN=0x4000 |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 5 | CONFIG_SPL_LIBCOMMON_SUPPORT=y |
| 6 | CONFIG_SPL_LIBGENERIC_SUPPORT=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 7 | CONFIG_NR_DRAM_BANKS=2 |
| 8 | CONFIG_ENV_SIZE=0x2000 |
| 9 | CONFIG_ENV_OFFSET=0x3e0000 |
| 10 | CONFIG_ENV_SECT_SIZE=0x10000 |
Tom Rini | a20e51f | 2021-06-28 10:17:29 -0400 | [diff] [blame] | 11 | CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1028a-kontron-sl28" |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 12 | CONFIG_SPL_TEXT_BASE=0x18010000 |
| 13 | CONFIG_SYS_FSL_SDHC_CLK_DIV=1 |
Simon Glass | f4d6039 | 2021-08-08 12:20:12 -0600 | [diff] [blame] | 14 | CONFIG_SPL_SERIAL=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 15 | CONFIG_SPL_SIZE_LIMIT=0x20000 |
| 16 | CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x0 |
| 17 | CONFIG_SPL=y |
| 18 | CONFIG_ENV_OFFSET_REDUND=0x3f0000 |
| 19 | CONFIG_SPL_SPI_FLASH_SUPPORT=y |
Simon Glass | a582047 | 2021-08-08 12:20:14 -0600 | [diff] [blame] | 20 | CONFIG_SPL_SPI=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 21 | # CONFIG_PSCI_RESET is not set |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 22 | CONFIG_AHCI=y |
| 23 | CONFIG_DISTRO_DEFAULTS=y |
Tom Rini | 0997ee0 | 2021-08-23 10:25:31 -0400 | [diff] [blame] | 24 | CONFIG_SYS_LOAD_ADDR=0x82000000 |
Tom Rini | 5ca768d | 2022-01-24 21:08:41 +0000 | [diff] [blame] | 25 | CONFIG_MP=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 26 | CONFIG_FIT=y |
| 27 | CONFIG_SPL_LOAD_FIT=y |
| 28 | # CONFIG_USE_SPL_FIT_GENERATOR is not set |
| 29 | CONFIG_OF_BOARD_SETUP=y |
| 30 | CONFIG_OF_STDOUT_VIA_ALIAS=y |
| 31 | CONFIG_BOOTDELAY=10 |
| 32 | CONFIG_USE_BOOTARGS=y |
| 33 | CONFIG_BOARD_LATE_INIT=y |
| 34 | CONFIG_PCI_INIT_R=y |
| 35 | CONFIG_SPL_BOARD_INIT=y |
| 36 | CONFIG_SPL_SEPARATE_BSS=y |
Simon Glass | 6457106 | 2021-08-08 12:20:16 -0600 | [diff] [blame] | 37 | CONFIG_SPL_MPC8XXX_INIT_DDR=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 38 | CONFIG_SPL_SPI_LOAD=y |
Tom Rini | e22fa4f | 2021-08-10 15:08:46 -0400 | [diff] [blame] | 39 | CONFIG_SYS_SPI_U_BOOT_OFFS=0x230000 |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 40 | CONFIG_CMD_ASKENV=y |
| 41 | CONFIG_CMD_GREPENV=y |
| 42 | CONFIG_CMD_NVEDIT_EFI=y |
Michael Walle | e449f35 | 2021-10-15 15:15:25 +0200 | [diff] [blame] | 43 | CONFIG_CMD_DFU=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 44 | CONFIG_CMD_DM=y |
Michael Walle | 7832e17 | 2021-11-15 23:45:47 +0100 | [diff] [blame^] | 45 | CONFIG_CMD_GPIO=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 46 | CONFIG_CMD_GPT=y |
| 47 | CONFIG_CMD_I2C=y |
| 48 | CONFIG_CMD_MMC=y |
| 49 | CONFIG_CMD_PCI=y |
| 50 | CONFIG_CMD_USB=y |
Michael Walle | e449f35 | 2021-10-15 15:15:25 +0200 | [diff] [blame] | 51 | CONFIG_CMD_USB_MASS_STORAGE=y |
Michael Walle | 7832e17 | 2021-11-15 23:45:47 +0100 | [diff] [blame^] | 52 | CONFIG_CMD_WDT=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 53 | CONFIG_CMD_CACHE=y |
| 54 | CONFIG_CMD_EFIDEBUG=y |
| 55 | CONFIG_CMD_RNG=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 56 | CONFIG_OF_CONTROL=y |
| 57 | CONFIG_SPL_OF_CONTROL=y |
| 58 | CONFIG_OF_LIST="" |
| 59 | CONFIG_ENV_OVERWRITE=y |
| 60 | CONFIG_ENV_IS_IN_SPI_FLASH=y |
| 61 | CONFIG_SYS_REDUNDAND_ENVIRONMENT=y |
| 62 | CONFIG_NET_RANDOM_ETHADDR=y |
| 63 | CONFIG_NETCONSOLE=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 64 | CONFIG_SPL_DM_SEQ_ALIAS=y |
Simon Glass | 701ef06 | 2022-01-31 07:49:33 -0700 | [diff] [blame] | 65 | CONFIG_SATA=y |
Tom Rini | f4e64b9 | 2022-02-08 23:50:55 +0000 | [diff] [blame] | 66 | CONFIG_SCSI_AHCI=y |
Michael Walle | 101410e | 2021-01-08 00:08:59 +0100 | [diff] [blame] | 67 | CONFIG_SATA_CEVA=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 68 | CONFIG_FSL_CAAM=y |
| 69 | CONFIG_SYS_FSL_DDR3=y |
Tom Rini | 468c2d5 | 2021-08-21 13:50:18 -0400 | [diff] [blame] | 70 | CONFIG_DDR_ECC=y |
| 71 | CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y |
Michael Walle | 0b13209 | 2021-11-09 14:48:51 +0530 | [diff] [blame] | 72 | CONFIG_DFU_MMC=y |
| 73 | CONFIG_DFU_SF=y |
Michael Walle | 7832e17 | 2021-11-15 23:45:47 +0100 | [diff] [blame^] | 74 | CONFIG_SL28CPLD_GPIO=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 75 | CONFIG_I2C_SET_DEFAULT_BUS_NUM=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 76 | CONFIG_I2C_MUX=y |
Michael Walle | 7832e17 | 2021-11-15 23:45:47 +0100 | [diff] [blame^] | 77 | CONFIG_SL28CPLD=y |
Michael Walle | 44804c0 | 2021-03-17 15:01:38 +0100 | [diff] [blame] | 78 | CONFIG_MMC_HS400_SUPPORT=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 79 | CONFIG_FSL_ESDHC=y |
| 80 | CONFIG_FSL_ESDHC_SUPPORT_ADMA2=y |
Michael Walle | 2fcd04d | 2020-12-09 10:53:26 +0100 | [diff] [blame] | 81 | # CONFIG_SPI_FLASH_UNLOCK_ALL is not set |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 82 | CONFIG_SPI_FLASH_WINBOND=y |
| 83 | # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set |
| 84 | CONFIG_PHYLIB=y |
| 85 | CONFIG_PHY_ATHEROS=y |
Tom Rini | b1607c8 | 2021-03-02 09:36:23 -0500 | [diff] [blame] | 86 | CONFIG_PHY_FIXED=y |
Tom Rini | b1607c8 | 2021-03-02 09:36:23 -0500 | [diff] [blame] | 87 | CONFIG_DM_DSA=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 88 | CONFIG_PHY_GIGE=y |
| 89 | CONFIG_E1000=y |
Alex Marginean | e068a48 | 2021-01-25 14:23:57 +0200 | [diff] [blame] | 90 | CONFIG_MSCC_FELIX_SWITCH=y |
Mark Kettenis | f8463d6 | 2022-01-22 20:38:11 +0100 | [diff] [blame] | 91 | CONFIG_NVME_PCI=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 92 | CONFIG_PCIE_ECAM_GENERIC=y |
| 93 | CONFIG_PCIE_LAYERSCAPE_RC=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 94 | CONFIG_RTC_RV8803=y |
| 95 | CONFIG_SCSI=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 96 | CONFIG_SYS_NS16550=y |
| 97 | CONFIG_SPI=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 98 | CONFIG_FSL_DSPI=y |
| 99 | CONFIG_NXP_FSPI=y |
| 100 | CONFIG_USB=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 101 | # CONFIG_SPL_DM_USB is not set |
Michael Walle | e449f35 | 2021-10-15 15:15:25 +0200 | [diff] [blame] | 102 | CONFIG_DM_USB_GADGET=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 103 | CONFIG_USB_XHCI_HCD=y |
Michael Walle | f55d4cc | 2021-10-15 15:15:24 +0200 | [diff] [blame] | 104 | # CONFIG_USB_XHCI_FSL is not set |
| 105 | CONFIG_USB_DWC3=y |
| 106 | CONFIG_USB_DWC3_LAYERSCAPE=y |
Michael Walle | e449f35 | 2021-10-15 15:15:25 +0200 | [diff] [blame] | 107 | CONFIG_USB_GADGET=y |
| 108 | CONFIG_USB_GADGET_DOWNLOAD=y |
Michael Walle | 7832e17 | 2021-11-15 23:45:47 +0100 | [diff] [blame^] | 109 | # CONFIG_WATCHDOG is not set |
| 110 | # CONFIG_WATCHDOG_AUTOSTART is not set |
| 111 | CONFIG_WDT=y |
| 112 | CONFIG_WDT_SL28CPLD=y |
Michael Walle | 36ba764 | 2020-10-15 23:08:57 +0200 | [diff] [blame] | 113 | CONFIG_OF_LIBFDT_ASSUME_MASK=0x0 |
| 114 | CONFIG_OF_LIBFDT_OVERLAY=y |
Michael Walle | 54700a2 | 2021-09-29 13:39:09 +0200 | [diff] [blame] | 115 | CONFIG_EFI_SET_TIME=y |
Michael Walle | 0b13209 | 2021-11-09 14:48:51 +0530 | [diff] [blame] | 116 | CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y |
| 117 | CONFIG_EFI_CAPSULE_ON_DISK=y |
| 118 | CONFIG_EFI_IGNORE_OSINDICATIONS=y |
| 119 | CONFIG_EFI_CAPSULE_FIRMWARE_FIT=y |