Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 1 | /* |
| 2 | * include/configs/lager.h |
| 3 | * This file is lager board configuration. |
| 4 | * |
Nobuhiro Iwamatsu | b6169ac | 2014-11-10 14:34:07 +0900 | [diff] [blame] | 5 | * Copyright (C) 2013, 2014 Renesas Electronics Corporation |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 6 | * |
| 7 | * SPDX-License-Identifier: GPL-2.0 |
| 8 | */ |
| 9 | |
| 10 | #ifndef __LAGER_H |
| 11 | #define __LAGER_H |
| 12 | |
| 13 | #undef DEBUG |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 14 | #define CONFIG_R8A7790 |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 15 | #define CONFIG_RMOBILE_BOARD_STRING "Lager" |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 16 | |
Nobuhiro Iwamatsu | b6169ac | 2014-11-10 14:34:07 +0900 | [diff] [blame] | 17 | #include "rcar-gen2-common.h" |
Nobuhiro Iwamatsu | e59703e | 2014-03-31 15:22:31 +0900 | [diff] [blame] | 18 | |
Nobuhiro Iwamatsu | 2af4b00 | 2014-10-31 16:16:26 +0900 | [diff] [blame] | 19 | #if defined(CONFIG_RMOBILE_EXTRAM_BOOT) |
| 20 | #define CONFIG_SYS_TEXT_BASE 0xB0000000 |
| 21 | #else |
Nobuhiro Iwamatsu | 00e4c8a | 2014-01-08 10:32:22 +0900 | [diff] [blame] | 22 | #define CONFIG_SYS_TEXT_BASE 0xE8080000 |
Nobuhiro Iwamatsu | 2af4b00 | 2014-10-31 16:16:26 +0900 | [diff] [blame] | 23 | #endif |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 24 | |
| 25 | /* STACK */ |
Nobuhiro Iwamatsu | 2af4b00 | 2014-10-31 16:16:26 +0900 | [diff] [blame] | 26 | #if defined(CONFIGF_RMOBILE_EXTRAM_BOOT) |
| 27 | #define CONFIG_SYS_INIT_SP_ADDR 0xB003FFFC |
| 28 | #else |
| 29 | #define CONFIG_SYS_INIT_SP_ADDR 0xE827FFFC |
| 30 | #endif |
| 31 | #define STACK_AREA_SIZE 0xC000 |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 32 | #define LOW_LEVEL_MERAM_STACK \ |
| 33 | (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4) |
| 34 | |
| 35 | /* MEMORY */ |
Nobuhiro Iwamatsu | b6169ac | 2014-11-10 14:34:07 +0900 | [diff] [blame] | 36 | #define RCAR_GEN2_SDRAM_BASE 0x40000000 |
| 37 | #define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024) |
| 38 | #define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024) |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 39 | |
| 40 | /* SCIF */ |
| 41 | #define CONFIG_SCIF_CONSOLE |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 42 | |
Nobuhiro Iwamatsu | b6169ac | 2014-11-10 14:34:07 +0900 | [diff] [blame] | 43 | /* SPI */ |
Nobuhiro Iwamatsu | 00e4c8a | 2014-01-08 10:32:22 +0900 | [diff] [blame] | 44 | #define CONFIG_SPI |
Nobuhiro Iwamatsu | 00e4c8a | 2014-01-08 10:32:22 +0900 | [diff] [blame] | 45 | #define CONFIG_SH_QSPI |
Nobuhiro Iwamatsu | 00e4c8a | 2014-01-08 10:32:22 +0900 | [diff] [blame] | 46 | #define CONFIG_SYS_NO_FLASH |
| 47 | |
Nobuhiro Iwamatsu | 0929b74 | 2013-10-20 20:28:24 +0900 | [diff] [blame] | 48 | /* SH Ether */ |
Nobuhiro Iwamatsu | 0929b74 | 2013-10-20 20:28:24 +0900 | [diff] [blame] | 49 | #define CONFIG_SH_ETHER |
| 50 | #define CONFIG_SH_ETHER_USE_PORT 0 |
| 51 | #define CONFIG_SH_ETHER_PHY_ADDR 0x1 |
| 52 | #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII |
| 53 | #define CONFIG_SH_ETHER_ALIGNE_SIZE 64 |
| 54 | #define CONFIG_SH_ETHER_CACHE_WRITEBACK |
| 55 | #define CONFIG_SH_ETHER_CACHE_INVALIDATE |
| 56 | #define CONFIG_PHYLIB |
| 57 | #define CONFIG_PHY_MICREL |
| 58 | #define CONFIG_BITBANGMII |
| 59 | #define CONFIG_BITBANGMII_MULTI |
| 60 | |
Nobuhiro Iwamatsu | e2652e5 | 2013-09-30 10:08:40 +0900 | [diff] [blame] | 61 | /* I2C */ |
| 62 | #define CONFIG_SYS_I2C |
| 63 | #define CONFIG_SYS_I2C_RCAR |
Nobuhiro Iwamatsu | e2652e5 | 2013-09-30 10:08:40 +0900 | [diff] [blame] | 64 | #define CONFIG_SYS_RCAR_I2C0_SPEED 400000 |
Nobuhiro Iwamatsu | e2652e5 | 2013-09-30 10:08:40 +0900 | [diff] [blame] | 65 | #define CONFIG_SYS_RCAR_I2C1_SPEED 400000 |
Nobuhiro Iwamatsu | e2652e5 | 2013-09-30 10:08:40 +0900 | [diff] [blame] | 66 | #define CONFIG_SYS_RCAR_I2C2_SPEED 400000 |
Nobuhiro Iwamatsu | e2652e5 | 2013-09-30 10:08:40 +0900 | [diff] [blame] | 67 | #define CONFIG_SYS_RCAR_I2C3_SPEED 400000 |
| 68 | #define CONFIF_SYS_RCAR_I2C_NUM_CONTROLLERS 4 |
| 69 | |
Nobuhiro Iwamatsu | a99b6b5 | 2013-10-10 09:13:41 +0900 | [diff] [blame] | 70 | #define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */ |
| 71 | |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 72 | /* Board Clock */ |
Nobuhiro Iwamatsu | 18d337a | 2014-03-31 14:03:07 +0900 | [diff] [blame] | 73 | #define RMOBILE_XTAL_CLK 20000000u |
| 74 | #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK |
| 75 | #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) /* EXT / 2 */ |
| 76 | #define CONFIG_PLL1_CLK_FREQ (CONFIG_SYS_CLK_FREQ * 156 / 2) |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 77 | #define CONFIG_PLL1_DIV2_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 2) |
| 78 | #define CONFIG_MP_CLK_FREQ (CONFIG_PLL1_DIV2_CLK_FREQ / 15) |
Nobuhiro Iwamatsu | e2652e5 | 2013-09-30 10:08:40 +0900 | [diff] [blame] | 79 | #define CONFIG_HP_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 12) |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 80 | |
| 81 | #define CONFIG_SYS_TMU_CLK_DIV 4 |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 82 | |
Nobuhiro Iwamatsu | 12b4fb0 | 2014-03-27 14:14:58 +0900 | [diff] [blame] | 83 | /* USB */ |
| 84 | #define CONFIG_USB_EHCI |
| 85 | #define CONFIG_USB_EHCI_RMOBILE |
Nobuhiro Iwamatsu | a9c085f | 2014-07-28 15:29:31 +0900 | [diff] [blame] | 86 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 3 |
Nobuhiro Iwamatsu | 12b4fb0 | 2014-03-27 14:14:58 +0900 | [diff] [blame] | 87 | #define CONFIG_USB_STORAGE |
| 88 | |
Nobuhiro Iwamatsu | baf336a | 2014-12-03 15:30:30 +0900 | [diff] [blame] | 89 | /* MMC */ |
| 90 | #define CONFIG_MMC |
Nobuhiro Iwamatsu | baf336a | 2014-12-03 15:30:30 +0900 | [diff] [blame] | 91 | #define CONFIG_GENERIC_MMC |
| 92 | |
| 93 | #define CONFIG_SH_MMCIF |
| 94 | #define CONFIG_SH_MMCIF_ADDR 0xEE220000 |
| 95 | #define CONFIG_SH_MMCIF_CLK 97500000 |
| 96 | |
Nobuhiro Iwamatsu | e02f174 | 2014-12-02 16:52:24 +0900 | [diff] [blame] | 97 | /* Module stop status bits */ |
| 98 | /* INTC-RT */ |
| 99 | #define CONFIG_SMSTP0_ENA 0x00400000 |
| 100 | /* MSIF */ |
| 101 | #define CONFIG_SMSTP2_ENA 0x00002000 |
| 102 | /* INTC-SYS, IRQC */ |
| 103 | #define CONFIG_SMSTP4_ENA 0x00000180 |
| 104 | /* SCIF0 */ |
| 105 | #define CONFIG_SMSTP7_ENA 0x00200000 |
| 106 | |
Nobuhiro Iwamatsu | 4ca383a | 2014-11-21 10:19:32 +0900 | [diff] [blame] | 107 | /* SDHI */ |
| 108 | #define CONFIG_SH_SDHI_FREQ 97500000 |
| 109 | |
Nobuhiro Iwamatsu | d74c8cf | 2013-11-21 17:06:46 +0900 | [diff] [blame] | 110 | #endif /* __LAGER_H */ |