Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7782cfbc306d04af00faea286a2a62921608f3f4 / . / configs / socfpga_vining_fpga_defconfig
blob: 6670b9fef0418c0fa6dc1e333818d44d7efe105f [file] [log] [blame]
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x01000040
Masahiro Yamada75794f92016-09-19 21:40:26 +0900[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x2000
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]5CONFIG_TARGET_SOCFPGA_SAMTEC_VINING_FPGA=y
6CONFIG_SPL_STACK_R_ADDR=0x00800000
7CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_vining_fpga"
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]8CONFIG_FIT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]9CONFIG_BOOTDELAY=5
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]10CONFIG_USE_BOOTARGS=y
11CONFIG_BOOTARGS="console=ttyS0,115200"
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]12CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glassac3ee422016-10-17 20:12:59 -0600[diff] [blame]13CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
Simon Glass217652f2016-10-17 20:12:58 -0600[diff] [blame]14CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]15CONFIG_VERSION_VARIABLE=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]16# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]17CONFIG_SPL=y
18CONFIG_SPL_SYS_MALLOC_SIMPLE=y
19CONFIG_SPL_STACK_R=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]20CONFIG_HUSH_PARSER=y
21CONFIG_CMD_BOOTZ=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]22CONFIG_CMD_ASKENV=y
23CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]24CONFIG_CMD_EEPROM=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]25CONFIG_CMD_DFU=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]26# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]27CONFIG_CMD_GPIO=y
28CONFIG_CMD_I2C=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]29CONFIG_CMD_MMC=y
Tom Rini6c3798f2018-02-10 20:27:45 -0500[diff] [blame]30CONFIG_CMD_PART=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]31CONFIG_CMD_SF=y
32CONFIG_CMD_SPI=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]33CONFIG_CMD_USB=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]34CONFIG_CMD_USB_MASS_STORAGE=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]35CONFIG_CMD_DHCP=y
Simon Goldschmidt2e5d9a62018-01-25 07:18:27 +0100[diff] [blame]36CONFIG_CMD_PXE=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]37CONFIG_CMD_MII=y
38CONFIG_CMD_PING=y
39CONFIG_CMD_CACHE=y
40CONFIG_CMD_TIME=y
41CONFIG_CMD_EXT4=y
42CONFIG_CMD_EXT4_WRITE=y
43CONFIG_CMD_FAT=y
44CONFIG_CMD_FS_GENERIC=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]45CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
46CONFIG_MTDPARTS_DEFAULT="mtdparts=ff705000.spi.0:1m(u-boot),64k(env1),64k(env2),256k(samtec1),256k(samtec2),-(rcvrfs);"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]47CONFIG_CMD_UBI=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]48CONFIG_ENV_IS_IN_SPI_FLASH=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]49CONFIG_NET_RANDOM_ETHADDR=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]50CONFIG_SPL_DM=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]51CONFIG_SPL_DM_SEQ_ALIAS=y
Tom Rini265c7da2016-09-19 13:31:30 -0400[diff] [blame]52CONFIG_DFU_MMC=y
53CONFIG_DFU_RAM=y
54CONFIG_DFU_SF=y
Tien Fong Cheecde42192017-07-26 13:05:40 +0800[diff] [blame]55CONFIG_FPGA_SOCFPGA=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]56CONFIG_DM_GPIO=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]57CONFIG_DWAPB_GPIO=y
Uri Mashiach4892d392017-01-19 10:51:45 +0200[diff] [blame]58CONFIG_LED_STATUS=y
59CONFIG_LED_STATUS_GPIO=y
60CONFIG_LED_STATUS0=y
61CONFIG_LED_STATUS_BIT=48
62CONFIG_LED_STATUS1=y
63CONFIG_LED_STATUS_BIT1=53
64CONFIG_LED_STATUS2=y
65CONFIG_LED_STATUS_BIT2=54
66CONFIG_LED_STATUS3=y
67CONFIG_LED_STATUS_BIT3=65
68CONFIG_LED_STATUS_CMD=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]69CONFIG_DM_MMC=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]70CONFIG_MMC_DW=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]71CONFIG_SPI_FLASH=y
72CONFIG_SPI_FLASH_SPANSION=y
73CONFIG_SPI_FLASH_STMICRO=y
74# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]75CONFIG_MTD_UBI_FASTMAP=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]76CONFIG_PHY_MICREL=y
77CONFIG_PHY_MICREL_KSZ90X1=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]78CONFIG_DM_ETH=y
79CONFIG_ETH_DESIGNWARE=y
80CONFIG_SYS_NS16550=y
81CONFIG_CADENCE_QSPI=y
82CONFIG_DESIGNWARE_SPI=y
83CONFIG_USB=y
84CONFIG_DM_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]85CONFIG_USB_DWC2=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]86CONFIG_USB_STORAGE=y
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]87CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]88CONFIG_USB_GADGET_MANUFACTURER="samtec"
89CONFIG_USB_GADGET_VENDOR_NUM=0x0525
90CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
Marek Vasutba2ade92015-12-01 18:09:52 +0100[diff] [blame]91CONFIG_USB_GADGET_DWC2_OTG=y
92CONFIG_USB_GADGET_DOWNLOAD=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]93CONFIG_USE_TINY_PRINTF=y