blob: a2d5b03429ab19af7f9416f36870316990394ae4 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Kumar Gala2683c532011-04-13 08:37:44 -05002/*
3 * Copyright 2009-2011 Freescale Semiconductor, Inc.
Kumar Gala2683c532011-04-13 08:37:44 -05004 */
5
6#ifndef __FM_H__
7#define __FM_H__
8
9#include <common.h>
Claudiu Manoilde9ad7a2014-09-05 13:52:36 +080010#include <phy.h>
Kumar Gala2683c532011-04-13 08:37:44 -050011#include <fm_eth.h>
Shaohui Xie513eaf22015-10-26 19:47:47 +080012#include <fsl_fman.h>
Kumar Gala2683c532011-04-13 08:37:44 -050013
14/* Port ID */
15#define OH_PORT_ID_BASE 0x01
16#define MAX_NUM_OH_PORT 7
17#define RX_PORT_1G_BASE 0x08
Tom Rini0a2bac72022-11-16 13:10:29 -050018#define MAX_NUM_RX_PORT_1G CFG_SYS_NUM_FM1_DTSEC
Kumar Gala2683c532011-04-13 08:37:44 -050019#define RX_PORT_10G_BASE 0x10
Shengzhou Liu4227e492013-11-22 17:39:09 +080020#define RX_PORT_10G_BASE2 0x08
Kumar Gala2683c532011-04-13 08:37:44 -050021#define TX_PORT_1G_BASE 0x28
Tom Rini0a2bac72022-11-16 13:10:29 -050022#define MAX_NUM_TX_PORT_1G CFG_SYS_NUM_FM1_DTSEC
Kumar Gala2683c532011-04-13 08:37:44 -050023#define TX_PORT_10G_BASE 0x30
Shengzhou Liu4227e492013-11-22 17:39:09 +080024#define TX_PORT_10G_BASE2 0x28
Zhao Qiang1ae99192013-09-04 10:11:27 +080025#define MIIM_TIMEOUT 0xFFFF
Kumar Gala2683c532011-04-13 08:37:44 -050026
27struct fm_muram {
Hou Zhiqiangea52d332015-10-26 19:47:44 +080028 void *base;
29 void *top;
30 size_t size;
31 void *alloc;
Kumar Gala2683c532011-04-13 08:37:44 -050032};
33#define FM_MURAM_RES_SIZE 0x01000
34
35/* Rx/Tx buffer descriptor */
36struct fm_port_bd {
37 u16 status;
38 u16 len;
39 u32 res0;
40 u16 res1;
41 u16 buf_ptr_hi;
42 u32 buf_ptr_lo;
43};
44
45/* Common BD flags */
46#define BD_LAST 0x0800
47
48/* Rx BD status flags */
49#define RxBD_EMPTY 0x8000
50#define RxBD_LAST BD_LAST
51#define RxBD_FIRST 0x0400
52#define RxBD_PHYS_ERR 0x0008
53#define RxBD_SIZE_ERR 0x0004
54#define RxBD_ERROR (RxBD_PHYS_ERR | RxBD_SIZE_ERR)
55
56/* Tx BD status flags */
57#define TxBD_READY 0x8000
58#define TxBD_LAST BD_LAST
59
Madalin Bucurb76b0a62020-04-23 16:25:19 +030060enum fm_mac_type {
61#ifdef CONFIG_SYS_FMAN_V3
62 FM_MEMAC,
63#else
64 FM_DTSEC,
65 FM_TGEC,
66#endif
67};
Madalin Bucurb76b0a62020-04-23 16:25:19 +030068
69/* Fman ethernet private struct */
Kumar Gala2683c532011-04-13 08:37:44 -050070/* Rx/Tx queue descriptor */
71struct fm_port_qd {
72 u16 gen;
73 u16 bd_ring_base_hi;
74 u32 bd_ring_base_lo;
75 u16 bd_ring_size;
76 u16 offset_in;
77 u16 offset_out;
78 u16 res0;
79 u32 res1[0x4];
80};
81
82/* IM global parameter RAM */
83struct fm_port_global_pram {
84 u32 mode; /* independent mode register */
85 u32 rxqd_ptr; /* Rx queue descriptor pointer */
86 u32 txqd_ptr; /* Tx queue descriptor pointer */
87 u16 mrblr; /* max Rx buffer length */
88 u16 rxqd_bsy_cnt; /* RxQD busy counter, should be cleared */
89 u32 res0[0x4];
90 struct fm_port_qd rxqd; /* Rx queue descriptor */
91 struct fm_port_qd txqd; /* Tx queue descriptor */
92 u32 res1[0x28];
93};
94
95#define FM_PRAM_SIZE sizeof(struct fm_port_global_pram)
96#define FM_PRAM_ALIGN 256
97#define PRAM_MODE_GLOBAL 0x20000000
98#define PRAM_MODE_GRACEFUL_STOP 0x00800000
99
York Sunab507fb2016-11-16 16:06:48 -0800100#if defined(CONFIG_ARCH_P1023)
Kumar Gala2683c532011-04-13 08:37:44 -0500101#define FM_FREE_POOL_SIZE 0x2000 /* 8K bytes */
102#else
103#define FM_FREE_POOL_SIZE 0x20000 /* 128K bytes */
104#endif
105#define FM_FREE_POOL_ALIGN 256
106
Hou Zhiqiangea52d332015-10-26 19:47:44 +0800107void *fm_muram_alloc(int fm_idx, size_t size, ulong align);
108void *fm_muram_base(int fm_idx);
Sean Anderson394b4ef2022-12-29 11:53:00 -0500109int fm_init_common(int index, struct ccsr_fman *reg, const char *firmware_name);
Kumar Gala2683c532011-04-13 08:37:44 -0500110int fm_eth_initialize(struct ccsr_fman *reg, struct fm_eth_info *info);
111phy_interface_t fman_port_enet_if(enum fm_port port);
Kumar Gala5536d922011-09-14 12:01:35 -0500112void fman_disable_port(enum fm_port port);
Valentin Longchamp51b2ca32013-10-18 11:47:21 +0200113void fman_enable_port(enum fm_port port);
Madalin Bucurb76b0a62020-04-23 16:25:19 +0300114int fman_id(struct udevice *dev);
115void *fman_port(struct udevice *dev, int num);
Madalin Bucurb76b0a62020-04-23 16:25:19 +0300116void *fman_mdio(struct udevice *dev, enum fm_mac_type type, int num);
Kumar Gala2683c532011-04-13 08:37:44 -0500117
118struct fsl_enet_mac {
119 void *base; /* MAC controller registers base address */
120 void *phyregs;
121 int max_rx_len;
122 void (*init_mac)(struct fsl_enet_mac *mac);
123 void (*enable_mac)(struct fsl_enet_mac *mac);
124 void (*disable_mac)(struct fsl_enet_mac *mac);
125 void (*set_mac_addr)(struct fsl_enet_mac *mac, u8 *mac_addr);
126 void (*set_if_mode)(struct fsl_enet_mac *mac, phy_interface_t type,
127 int speed);
128};
129
130/* Fman ethernet private struct */
131struct fm_eth {
132 int fm_index; /* Fman index */
133 u32 num; /* 0..n-1 for give type */
134 struct fm_bmi_tx_port *tx_port;
135 struct fm_bmi_rx_port *rx_port;
136 enum fm_eth_type type; /* 1G or 10G ethernet */
137 phy_interface_t enet_if;
138 struct fsl_enet_mac *mac; /* MAC controller */
139 struct mii_dev *bus;
140 struct phy_device *phydev;
141 int phyaddr;
Madalin Bucurb76b0a62020-04-23 16:25:19 +0300142 enum fm_mac_type mac_type;
143 struct udevice *dev;
144 struct udevice *pcs_mdio;
Kumar Gala2683c532011-04-13 08:37:44 -0500145 int max_rx_len;
146 struct fm_port_global_pram *rx_pram; /* Rx parameter table */
147 struct fm_port_global_pram *tx_pram; /* Tx parameter table */
148 void *rx_bd_ring; /* Rx BD ring base */
149 void *cur_rxbd; /* current Rx BD */
150 void *rx_buf; /* Rx buffer base */
151 void *tx_bd_ring; /* Tx BD ring base */
152 void *cur_txbd; /* current Tx BD */
153};
154
155#define RX_BD_RING_SIZE 8
156#define TX_BD_RING_SIZE 8
157#define MAX_RXBUF_LOG2 11
158#define MAX_RXBUF_LEN (1 << MAX_RXBUF_LOG2)
159
Rotariu Marian-Cristian092af032014-05-19 10:59:52 +0300160#define PORT_IS_ENABLED(port) (fm_port_to_index(port) == -1 ? \
161 0 : fm_info[fm_port_to_index(port)].enabled)
Shengzhou Liu0348bf82013-03-25 07:39:29 +0000162
Kumar Gala2683c532011-04-13 08:37:44 -0500163#endif /* __FM_H__ */