blob: d77ff8ad5558c30e06de3fb69866ee68859567b0 [file] [log] [blame]
Bin Meng8d6ed122015-02-02 22:35:28 +08001/*
2 * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7/dts-v1/;
8
Bin Mengcdffd3b2015-02-05 23:42:28 +08009#include <dt-bindings/mrc/quark.h>
Bin Mengef9e9f92015-05-25 22:35:06 +080010#include <dt-bindings/interrupt-router/intel-irq.h>
Bin Mengcdffd3b2015-02-05 23:42:28 +080011
Bin Meng8d6ed122015-02-02 22:35:28 +080012/include/ "skeleton.dtsi"
Bin Meng770fd332015-07-15 16:23:39 +080013/include/ "rtc.dtsi"
Bin Meng8d6ed122015-02-02 22:35:28 +080014
15/ {
16 model = "Intel Galileo";
17 compatible = "intel,galileo", "intel,quark";
18
Bin Meng60ccd372015-04-15 12:00:11 +080019 aliases {
20 spi0 = "/spi";
21 };
22
Bin Meng8d6ed122015-02-02 22:35:28 +080023 config {
24 silent_console = <0>;
25 };
26
27 chosen {
28 stdout-path = &pciuart0;
29 };
30
Bin Mengcdffd3b2015-02-05 23:42:28 +080031 mrc {
32 compatible = "intel,quark-mrc";
33 flags = <MRC_FLAG_SCRAMBLE_EN>;
34 dram-width = <DRAM_WIDTH_X8>;
35 dram-speed = <DRAM_FREQ_800>;
36 dram-type = <DRAM_TYPE_DDR3>;
37 rank-mask = <DRAM_RANK(0)>;
38 chan-mask = <DRAM_CHANNEL(0)>;
39 chan-width = <DRAM_CHANNEL_WIDTH_X16>;
40 addr-mode = <DRAM_ADDR_MODE0>;
41 refresh-rate = <DRAM_REFRESH_RATE_785US>;
42 sr-temp-range = <DRAM_SRT_RANGE_NORMAL>;
43 ron-value = <DRAM_RON_34OHM>;
44 rtt-nom-value = <DRAM_RTT_NOM_120OHM>;
45 rd-odt-value = <DRAM_RD_ODT_OFF>;
46 dram-density = <DRAM_DENSITY_1G>;
47 dram-cl = <6>;
48 dram-ras = <0x0000927c>;
49 dram-wtr = <0x00002710>;
50 dram-rrd = <0x00002710>;
51 dram-faw = <0x00009c40>;
52 };
53
Bin Meng8d6ed122015-02-02 22:35:28 +080054 pci {
55 #address-cells = <3>;
56 #size-cells = <2>;
57 compatible = "intel,pci";
58 device_type = "pci";
59
60 pciuart0: uart@14,5 {
61 compatible = "pci8086,0936.00",
62 "pci8086,0936",
63 "pciclass,070002",
64 "pciclass,0700",
65 "x86-uart";
66 reg = <0x0000a500 0x0 0x0 0x0 0x0
67 0x0200a510 0x0 0x0 0x0 0x0>;
68 reg-shift = <2>;
69 clock-frequency = <44236800>;
70 current-speed = <115200>;
71 };
Bin Mengef9e9f92015-05-25 22:35:06 +080072
73 irq-router@1f,0 {
74 reg = <0x0000f800 0 0 0 0>;
75 compatible = "intel,irq-router";
76 intel,pirq-config = "pci";
77 intel,pirq-link = <0x60 8>;
78 intel,pirq-mask = <0xdef8>;
79 intel,pirq-routing = <
80 PCI_BDF(0, 20, 0) INTA PIRQE
81 PCI_BDF(0, 20, 1) INTB PIRQF
82 PCI_BDF(0, 20, 2) INTC PIRQG
83 PCI_BDF(0, 20, 3) INTD PIRQH
84 PCI_BDF(0, 20, 4) INTA PIRQE
85 PCI_BDF(0, 20, 5) INTB PIRQF
86 PCI_BDF(0, 20, 6) INTC PIRQG
87 PCI_BDF(0, 20, 7) INTD PIRQH
88 PCI_BDF(0, 21, 0) INTA PIRQE
89 PCI_BDF(0, 21, 1) INTB PIRQF
90 PCI_BDF(0, 21, 2) INTC PIRQG
91 >;
92 };
Bin Meng8d6ed122015-02-02 22:35:28 +080093 };
94
Bin Meng6af4d462015-02-04 16:26:10 +080095 gpioa {
96 compatible = "intel,ich6-gpio";
97 u-boot,dm-pre-reloc;
98 reg = <0 0x20>;
99 bank-name = "A";
100 };
101
102 gpiob {
103 compatible = "intel,ich6-gpio";
104 u-boot,dm-pre-reloc;
105 reg = <0x20 0x20>;
106 bank-name = "B";
107 };
108
Bin Mengba6faff2015-02-04 16:26:12 +0800109 spi {
110 #address-cells = <1>;
111 #size-cells = <0>;
112 compatible = "intel,ich-spi";
113 spi-flash@0 {
114 #size-cells = <1>;
115 #address-cells = <1>;
116 reg = <0>;
117 compatible = "winbond,w25q64", "spi-flash";
118 memory-map = <0xff800000 0x00800000>;
119 };
120 };
121
Bin Meng8d6ed122015-02-02 22:35:28 +0800122};