blob: 8343f371a7e20e9e7e65d612f684eef0cda11f86 [file] [log] [blame]
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +05301/*
York Sun38d948a2014-03-27 17:54:48 -07002 * Copyright 2013-2014 Freescale Semiconductor, Inc.
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +05303 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26/*
27 * T1040 QDS board configuration file
28 */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053029
30#ifdef CONFIG_RAMBOOT_PBL
31#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
32#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
Masahiro Yamada8c2c7ec2014-03-11 11:05:16 +090033#define CONFIG_SYS_FSL_PBL_PBI board/freescale/t1040qds/t1040_pbi.cfg
34#define CONFIG_SYS_FSL_PBL_RCW board/freescale/t1040qds/t1040_rcw.cfg
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053035#endif
36
37/* High Level Configuration Options */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053038#define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053039#define CONFIG_MP /* support multiple processors */
40
Tang Yuantian5c63df02014-04-17 15:33:44 +080041/* support deep sleep */
42#define CONFIG_DEEP_SLEEP
Tang Yuantian5c63df02014-04-17 15:33:44 +080043
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053044#ifndef CONFIG_SYS_TEXT_BASE
Prabhakar Kushwahaf2036562014-01-14 11:34:26 +053045#define CONFIG_SYS_TEXT_BASE 0xeff40000
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053046#endif
47
48#ifndef CONFIG_RESET_VECTOR_ADDRESS
49#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
50#endif
51
52#define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */
York Sunfe845072016-12-28 08:43:45 -080053#define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053054#define CONFIG_PCI_INDIRECT_BRIDGE
Robert P. J. Daya8099812016-05-03 19:52:49 -040055#define CONFIG_PCIE1 /* PCIE controller 1 */
56#define CONFIG_PCIE2 /* PCIE controller 2 */
57#define CONFIG_PCIE3 /* PCIE controller 3 */
58#define CONFIG_PCIE4 /* PCIE controller 4 */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053059
60#define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
61#define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
62
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053063#define CONFIG_ENV_OVERWRITE
64
Masahiro Yamada8cea9b52017-02-11 22:43:54 +090065#ifndef CONFIG_MTD_NOR_FLASH
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053066#define CONFIG_ENV_IS_NOWHERE
67#else
68#define CONFIG_FLASH_CFI_DRIVER
69#define CONFIG_SYS_FLASH_CFI
70#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
71#endif
72
Masahiro Yamada8cea9b52017-02-11 22:43:54 +090073#ifdef CONFIG_MTD_NOR_FLASH
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053074#if defined(CONFIG_SPIFLASH)
75#define CONFIG_SYS_EXTRA_ENV_RELOC
76#define CONFIG_ENV_IS_IN_SPI_FLASH
77#define CONFIG_ENV_SPI_BUS 0
78#define CONFIG_ENV_SPI_CS 0
79#define CONFIG_ENV_SPI_MAX_HZ 10000000
80#define CONFIG_ENV_SPI_MODE 0
81#define CONFIG_ENV_SIZE 0x2000 /* 8KB */
82#define CONFIG_ENV_OFFSET 0x100000 /* 1MB */
83#define CONFIG_ENV_SECT_SIZE 0x10000
84#elif defined(CONFIG_SDCARD)
85#define CONFIG_SYS_EXTRA_ENV_RELOC
86#define CONFIG_ENV_IS_IN_MMC
87#define CONFIG_SYS_MMC_ENV_DEV 0
88#define CONFIG_ENV_SIZE 0x2000
Prabhakar Kushwahaf2036562014-01-14 11:34:26 +053089#define CONFIG_ENV_OFFSET (512 * 1658)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053090#elif defined(CONFIG_NAND)
91#define CONFIG_SYS_EXTRA_ENV_RELOC
92#define CONFIG_ENV_IS_IN_NAND
93#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
Prabhakar Kushwahaf2036562014-01-14 11:34:26 +053094#define CONFIG_ENV_OFFSET (7 * CONFIG_SYS_NAND_BLOCK_SIZE)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +053095#else
96#define CONFIG_ENV_IS_IN_FLASH
97#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
98#define CONFIG_ENV_SIZE 0x2000
99#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
100#endif
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900101#else /* CONFIG_MTD_NOR_FLASH */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530102#define CONFIG_ENV_SIZE 0x2000
103#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
104#endif
105
106#ifndef __ASSEMBLY__
107unsigned long get_board_sys_clk(void);
108unsigned long get_board_ddr_clk(void);
109#endif
110
111#define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */
112#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
113
114/*
115 * These can be toggled for performance analysis, otherwise use default.
116 */
117#define CONFIG_SYS_CACHE_STASHING
118#define CONFIG_BACKSIDE_L2_CACHE
119#define CONFIG_SYS_INIT_L2CSR0 L2CSR0_L2E
120#define CONFIG_BTB /* toggle branch predition */
121#define CONFIG_DDR_ECC
122#ifdef CONFIG_DDR_ECC
123#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
124#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
125#endif
126
127#define CONFIG_ENABLE_36BIT_PHYS
128
129#define CONFIG_ADDR_MAP
130#define CONFIG_SYS_NUM_ADDR_MAP 64 /* number of TLB1 entries */
131
132#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
133#define CONFIG_SYS_MEMTEST_END 0x00400000
134#define CONFIG_SYS_ALT_MEMTEST
135#define CONFIG_PANIC_HANG /* do not reset board on panic */
136
137/*
138 * Config the L3 Cache as L3 SRAM
139 */
140#define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000
141
142#define CONFIG_SYS_DCSRBAR 0xf0000000
143#define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
144
145/* EEPROM */
146#define CONFIG_ID_EEPROM
147#define CONFIG_SYS_I2C_EEPROM_NXID
148#define CONFIG_SYS_EEPROM_BUS_NUM 0
149#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
150#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
151#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
152#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
153
154/*
155 * DDR Setup
156 */
157#define CONFIG_VERY_BIG_RAM
158#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
159#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
160
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530161#define CONFIG_DIMM_SLOTS_PER_CTLR 1
Priyanka Jaincb217162014-01-03 11:24:55 +0530162#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530163
164#define CONFIG_DDR_SPD
York Sun04c6ace2014-10-27 11:45:11 -0700165#define CONFIG_FSL_DDR_INTERACTIVE
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530166
167#define CONFIG_SYS_SPD_BUS_NUM 0
168#define SPD_EEPROM_ADDRESS 0x51
169
170#define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */
171
172/*
173 * IFC Definitions
174 */
175#define CONFIG_SYS_FLASH_BASE 0xe0000000
176#define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
177
178#define CONFIG_SYS_NOR0_CSPR_EXT (0xf)
179#define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
180 + 0x8000000) | \
181 CSPR_PORT_SIZE_16 | \
182 CSPR_MSEL_NOR | \
183 CSPR_V)
184#define CONFIG_SYS_NOR1_CSPR_EXT (0xf)
185#define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
186 CSPR_PORT_SIZE_16 | \
187 CSPR_MSEL_NOR | \
188 CSPR_V)
189#define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
Sandeep Singh4fb16a12014-06-05 18:49:57 +0530190
191/*
192 * TDM Definition
193 */
194#define T1040_TDM_QUIRK_CCSR_BASE 0xfe000000
195
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530196/* NOR Flash Timing Params */
197#define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
198#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
199 FTIM0_NOR_TEADC(0x5) | \
200 FTIM0_NOR_TEAHC(0x5))
201#define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
202 FTIM1_NOR_TRAD_NOR(0x1A) |\
203 FTIM1_NOR_TSEQRAD_NOR(0x13))
204#define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
205 FTIM2_NOR_TCH(0x4) | \
206 FTIM2_NOR_TWPH(0x0E) | \
207 FTIM2_NOR_TWP(0x1c))
208#define CONFIG_SYS_NOR_FTIM3 0x0
209
210#define CONFIG_SYS_FLASH_QUIET_TEST
211#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
212
213#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
214#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
215#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
216#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
217
218#define CONFIG_SYS_FLASH_EMPTY_INFO
219#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \
220 + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
221#define CONFIG_FSL_QIXIS /* use common QIXIS code */
222#define QIXIS_BASE 0xffdf0000
223#define QIXIS_BASE_PHYS (0xf00000000ull | QIXIS_BASE)
224#define QIXIS_LBMAP_SWITCH 0x06
225#define QIXIS_LBMAP_MASK 0x0f
226#define QIXIS_LBMAP_SHIFT 0
227#define QIXIS_LBMAP_DFLTBANK 0x00
228#define QIXIS_LBMAP_ALTBANK 0x04
229#define QIXIS_RST_CTL_RESET 0x31
230#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
231#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
232#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
Prabhakar Kushwaha692256a2013-12-26 12:40:55 +0530233#define QIXIS_RST_FORCE_MEM 0x01
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530234
235#define CONFIG_SYS_CSPR3_EXT (0xf)
236#define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
237 | CSPR_PORT_SIZE_8 \
238 | CSPR_MSEL_GPCM \
239 | CSPR_V)
240#define CONFIG_SYS_AMASK3 IFC_AMASK(4*1024)
241#define CONFIG_SYS_CSOR3 0x0
242/* QIXIS Timing parameters for IFC CS3 */
243#define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
244 FTIM0_GPCM_TEADC(0x0e) | \
245 FTIM0_GPCM_TEAHC(0x0e))
246#define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
247 FTIM1_GPCM_TRAD(0x3f))
248#define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
Prabhakar Kushwaha7e0464d2013-12-12 12:09:01 +0530249 FTIM2_GPCM_TCH(0x8) | \
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530250 FTIM2_GPCM_TWP(0x1f))
251#define CONFIG_SYS_CS3_FTIM3 0x0
252
253#define CONFIG_NAND_FSL_IFC
254#define CONFIG_SYS_NAND_BASE 0xff800000
255#define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
256
257#define CONFIG_SYS_NAND_CSPR_EXT (0xf)
258#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
259 | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
260 | CSPR_MSEL_NAND /* MSEL = NAND */ \
261 | CSPR_V)
262#define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
263
264#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
265 | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
266 | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
267 | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \
268 | CSOR_NAND_PGS_2K /* Page Size = 2K */ \
269 | CSOR_NAND_SPRZ_64/* Spare size = 64 */ \
270 | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
271
272#define CONFIG_SYS_NAND_ONFI_DETECTION
273
274/* ONFI NAND Flash mode0 Timing Params */
275#define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
276 FTIM0_NAND_TWP(0x18) | \
277 FTIM0_NAND_TWCHT(0x07) | \
278 FTIM0_NAND_TWH(0x0a))
279#define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
280 FTIM1_NAND_TWBE(0x39) | \
281 FTIM1_NAND_TRR(0x0e) | \
282 FTIM1_NAND_TRP(0x18))
283#define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
284 FTIM2_NAND_TREH(0x0a) | \
285 FTIM2_NAND_TWHRE(0x1e))
286#define CONFIG_SYS_NAND_FTIM3 0x0
287
288#define CONFIG_SYS_NAND_DDR_LAW 11
289#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
290#define CONFIG_SYS_MAX_NAND_DEVICE 1
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530291#define CONFIG_CMD_NAND
292
293#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
294
295#if defined(CONFIG_NAND)
296#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
297#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
298#define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
299#define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
300#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
301#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
302#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
303#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
304#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
305#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR
306#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
307#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
308#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
309#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
310#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
311#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
312#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
313#define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
314#define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
315#define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
316#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
317#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
318#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
319#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
320#else
321#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
322#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
323#define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
324#define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
325#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
326#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
327#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
328#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
329#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
330#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
331#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
332#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
333#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
334#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
335#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
336#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
337#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
338#define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
339#define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
340#define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
341#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
342#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
343#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
344#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
345#endif
346
347#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
348
349#if defined(CONFIG_RAMBOOT_PBL)
350#define CONFIG_SYS_RAMBOOT
351#endif
352
353#define CONFIG_BOARD_EARLY_INIT_R
354#define CONFIG_MISC_INIT_R
355
356#define CONFIG_HWCONFIG
357
358/* define to use L1 as initial stack */
359#define CONFIG_L1_INIT_RAM
360#define CONFIG_SYS_INIT_RAM_LOCK
361#define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */
362#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
York Sunee7b4832015-08-17 13:31:51 -0700363#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530364/* The assembler doesn't like typecast */
365#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
366 ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
367 CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
368#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
369
370#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
371 GENERATED_GBL_DATA_SIZE)
372#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
373
Prabhakar Kushwahaf4027312014-03-31 15:31:48 +0530374#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530375#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530376
377/* Serial Port - controlled on board with jumper J8
378 * open - index 2
379 * shorted - index 1
380 */
381#define CONFIG_CONS_INDEX 1
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530382#define CONFIG_SYS_NS16550_SERIAL
383#define CONFIG_SYS_NS16550_REG_SIZE 1
384#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
385
386#define CONFIG_SYS_BAUDRATE_TABLE \
387 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
388
389#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
390#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
391#define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
392#define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530393
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530394/* Video */
395#define CONFIG_FSL_DIU_FB
396#ifdef CONFIG_FSL_DIU_FB
Wang Dongsheng9fdaa5c2014-03-19 10:47:55 +0800397#define CONFIG_FSL_DIU_CH7301
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530398#define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_CCSRBAR + 0x180000)
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530399#define CONFIG_CMD_BMP
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530400#define CONFIG_VIDEO_LOGO
401#define CONFIG_VIDEO_BMP_LOGO
402#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
403/*
404 * With CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS, flash I/O is really slow, so
405 * disable empty flash sector detection, which is I/O-intensive.
406 */
407#undef CONFIG_SYS_FLASH_EMPTY_INFO
408#endif
409
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530410/* I2C */
411#define CONFIG_SYS_I2C
412#define CONFIG_SYS_I2C_FSL /* Use FSL common I2C driver */
Priyanka Jaincb217162014-01-03 11:24:55 +0530413#define CONFIG_SYS_FSL_I2C_SPEED 50000 /* I2C speed in Hz */
Shengzhou Liuf7ce8952014-07-07 12:17:47 +0800414#define CONFIG_SYS_FSL_I2C2_SPEED 50000
415#define CONFIG_SYS_FSL_I2C3_SPEED 50000
416#define CONFIG_SYS_FSL_I2C4_SPEED 50000
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530417#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530418#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
Shengzhou Liuf7ce8952014-07-07 12:17:47 +0800419#define CONFIG_SYS_FSL_I2C3_SLAVE 0x7F
420#define CONFIG_SYS_FSL_I2C4_SLAVE 0x7F
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530421#define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
Shengzhou Liuf7ce8952014-07-07 12:17:47 +0800422#define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100
423#define CONFIG_SYS_FSL_I2C3_OFFSET 0x119000
424#define CONFIG_SYS_FSL_I2C4_OFFSET 0x119100
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530425
426#define I2C_MUX_PCA_ADDR 0x77
427#define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
428
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530429/* I2C bus multiplexer */
430#define I2C_MUX_CH_DEFAULT 0x8
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530431#define I2C_MUX_CH_DIU 0xC
432
433/* LDI/DVI Encoder for display */
434#define CONFIG_SYS_I2C_LDI_ADDR 0x38
435#define CONFIG_SYS_I2C_DVI_ADDR 0x75
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530436
437/*
438 * RTC configuration
439 */
440#define RTC
441#define CONFIG_RTC_DS3231 1
442#define CONFIG_SYS_I2C_RTC_ADDR 0x68
443
444/*
445 * eSPI - Enhanced SPI
446 */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530447#define CONFIG_SF_DEFAULT_SPEED 10000000
448#define CONFIG_SF_DEFAULT_MODE 0
449
450/*
451 * General PCI
452 * Memory space is mapped 1-1, but I/O space must start from 0.
453 */
454
455#ifdef CONFIG_PCI
456/* controller 1, direct to uli, tgtid 3, Base address 20000 */
457#ifdef CONFIG_PCIE1
458#define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
459#define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
460#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
461#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 256M */
462#define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
463#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
464#define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
465#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
466#endif
467
468/* controller 2, Slot 2, tgtid 2, Base address 201000 */
469#ifdef CONFIG_PCIE2
470#define CONFIG_SYS_PCIE2_MEM_VIRT 0x90000000
471#define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
472#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc10000000ull
473#define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */
474#define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000
475#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
476#define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull
477#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
478#endif
479
480/* controller 3, Slot 1, tgtid 1, Base address 202000 */
481#ifdef CONFIG_PCIE3
482#define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000
483#define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
484#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc20000000ull
485#define CONFIG_SYS_PCIE3_MEM_SIZE 0x10000000 /* 256M */
486#define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000
487#define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
488#define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull
489#define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
490#endif
491
492/* controller 4, Base address 203000 */
493#ifdef CONFIG_PCIE4
494#define CONFIG_SYS_PCIE4_MEM_VIRT 0xb0000000
495#define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000
496#define CONFIG_SYS_PCIE4_MEM_PHYS 0xc30000000ull
497#define CONFIG_SYS_PCIE4_MEM_SIZE 0x10000000 /* 256M */
498#define CONFIG_SYS_PCIE4_IO_VIRT 0xf8030000
499#define CONFIG_SYS_PCIE4_IO_BUS 0x00000000
500#define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull
501#define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */
502#endif
503
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530504#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530505#endif /* CONFIG_PCI */
506
507/* SATA */
508#define CONFIG_FSL_SATA_V2
509#ifdef CONFIG_FSL_SATA_V2
510#define CONFIG_LIBATA
511#define CONFIG_FSL_SATA
512
513#define CONFIG_SYS_SATA_MAX_DEVICE 2
514#define CONFIG_SATA1
515#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
516#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
517#define CONFIG_SATA2
518#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
519#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
520
521#define CONFIG_LBA48
522#define CONFIG_CMD_SATA
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530523#endif
524
525/*
526* USB
527*/
528#define CONFIG_HAS_FSL_DR_USB
529
530#ifdef CONFIG_HAS_FSL_DR_USB
531#define CONFIG_USB_EHCI
532
533#ifdef CONFIG_USB_EHCI
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530534#define CONFIG_USB_EHCI_FSL
535#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530536#endif
537#endif
538
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530539#ifdef CONFIG_MMC
540#define CONFIG_FSL_ESDHC
Yangbo Lu73f66522015-09-17 10:27:38 +0800541#define CONFIG_FSL_ESDHC_USE_PERIPHERAL_CLK
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530542#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
Yangbo Lu74b29542015-09-17 10:27:27 +0800543#define CONFIG_FSL_ESDHC_ADAPTER_IDENT
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530544#endif
545
546/* Qman/Bman */
547#ifndef CONFIG_NOBQFMAN
548#define CONFIG_SYS_DPAA_QBMAN /* Support Q/Bman */
Jeffrey Ladouceurf9c39742014-12-03 18:08:43 -0500549#define CONFIG_SYS_BMAN_NUM_PORTALS 10
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530550#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
551#define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
552#define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
Jeffrey Ladouceurff2c6462014-12-08 14:54:01 -0500553#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
554#define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
555#define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
556#define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
557#define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
558 CONFIG_SYS_BMAN_CENA_SIZE)
559#define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
560#define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
Jeffrey Ladouceurf9c39742014-12-03 18:08:43 -0500561#define CONFIG_SYS_QMAN_NUM_PORTALS 10
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530562#define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
563#define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
564#define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
Jeffrey Ladouceurff2c6462014-12-08 14:54:01 -0500565#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
566#define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
567#define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
568#define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
569#define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
570 CONFIG_SYS_QMAN_CENA_SIZE)
571#define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
572#define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530573
574#define CONFIG_SYS_DPAA_FMAN
575#define CONFIG_SYS_DPAA_PME
576
Zhao Qiang433e0af2014-03-21 16:21:46 +0800577#define CONFIG_QE
578#define CONFIG_U_QE
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530579/* Default address of microcode for the Linux Fman driver */
580#if defined(CONFIG_SPIFLASH)
581/*
582 * env is stored at 0x100000, sector size is 0x10000, ucode is stored after
583 * env, so we got 0x110000.
584 */
585#define CONFIG_SYS_QE_FW_IN_SPIFLASH
Zhao Qiang83a90842014-03-21 16:21:44 +0800586#define CONFIG_SYS_FMAN_FW_ADDR 0x110000
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530587#elif defined(CONFIG_SDCARD)
588/*
589 * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
Prabhakar Kushwahaf2036562014-01-14 11:34:26 +0530590 * about 825KB (1650 blocks), Env is stored after the image, and the env size is
591 * 0x2000 (16 blocks), 8 + 1650 + 16 = 1674, enlarge it to 1680.
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530592 */
593#define CONFIG_SYS_QE_FMAN_FW_IN_MMC
Zhao Qiang83a90842014-03-21 16:21:44 +0800594#define CONFIG_SYS_FMAN_FW_ADDR (512 * 1680)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530595#elif defined(CONFIG_NAND)
596#define CONFIG_SYS_QE_FMAN_FW_IN_NAND
Zhao Qiang83a90842014-03-21 16:21:44 +0800597#define CONFIG_SYS_FMAN_FW_ADDR (8 * CONFIG_SYS_NAND_BLOCK_SIZE)
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530598#else
599#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
Zhao Qiang83a90842014-03-21 16:21:44 +0800600#define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
Zhao Qiang433e0af2014-03-21 16:21:46 +0800601#define CONFIG_SYS_QE_FW_ADDR 0xEFF10000
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530602#endif
603#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
604#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
605#endif /* CONFIG_NOBQFMAN */
606
607#ifdef CONFIG_SYS_DPAA_FMAN
608#define CONFIG_FMAN_ENET
609#define CONFIG_PHYLIB_10G
610#define CONFIG_PHY_VITESSE
611#define CONFIG_PHY_REALTEK
612#define CONFIG_PHY_TERANETICS
613#define SGMII_CARD_PORT1_PHY_ADDR 0x1C
614#define SGMII_CARD_PORT2_PHY_ADDR 0x10
615#define SGMII_CARD_PORT3_PHY_ADDR 0x1E
616#define SGMII_CARD_PORT4_PHY_ADDR 0x11
617#endif
618
619#ifdef CONFIG_FMAN_ENET
Prabhakar Kushwahae70cd8d2014-01-27 15:55:20 +0530620#define CONFIG_SYS_FM1_DTSEC4_PHY_ADDR 0x01
621#define CONFIG_SYS_FM1_DTSEC5_PHY_ADDR 0x02
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530622
623#define CONFIG_SYS_FM1_DTSEC1_RISER_PHY_ADDR 0x1c
624#define CONFIG_SYS_FM1_DTSEC2_RISER_PHY_ADDR 0x1d
625#define CONFIG_SYS_FM1_DTSEC3_RISER_PHY_ADDR 0x1e
626#define CONFIG_SYS_FM1_DTSEC4_RISER_PHY_ADDR 0x1f
627
628#define CONFIG_MII /* MII PHY management */
629#define CONFIG_ETHPRIME "FM1@DTSEC1"
630#define CONFIG_PHY_GIGE /* Include GbE speed/duplex detection */
631#endif
632
Codrin Ciubotariua2d39cb2015-01-21 11:54:11 +0200633/* Enable VSC9953 L2 Switch driver */
634#define CONFIG_VSC9953
Codrin Ciubotariub786d692016-03-14 13:46:51 +0200635#define CONFIG_CMD_ETHSW
Codrin Ciubotariua2d39cb2015-01-21 11:54:11 +0200636#define CONFIG_SYS_FM1_QSGMII11_PHY_ADDR 0x14
637#define CONFIG_SYS_FM1_QSGMII21_PHY_ADDR 0x18
638
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530639/*
Prabhakar Kushwaha3d1b4bf2014-04-02 17:26:23 +0530640 * Dynamic MTD Partition support with mtdparts
641 */
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900642#ifdef CONFIG_MTD_NOR_FLASH
Prabhakar Kushwaha3d1b4bf2014-04-02 17:26:23 +0530643#define CONFIG_MTD_DEVICE
644#define CONFIG_MTD_PARTITIONS
645#define CONFIG_CMD_MTDPARTS
646#define CONFIG_FLASH_CFI_MTD
647#define MTDIDS_DEFAULT "nor0=fe8000000.nor,nand0=fff800000.flash," \
648 "spi0=spife110000.0"
649#define MTDPARTS_DEFAULT "mtdparts=fe8000000.nor:1m(uboot),5m(kernel)," \
650 "128k(dtb),96m(fs),-(user);"\
651 "fff800000.flash:2m(uboot),9m(kernel),"\
652 "128k(dtb),96m(fs),-(user);spife110000.0:" \
653 "2m(uboot),9m(kernel),128k(dtb),-(user)"
654#endif
655
656/*
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530657 * Environment
658 */
659#define CONFIG_LOADS_ECHO /* echo on for serial download */
660#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
661
662/*
663 * Command line configuration.
664 */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530665#define CONFIG_CMD_DATE
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530666#define CONFIG_CMD_EEPROM
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530667#define CONFIG_CMD_ERRATA
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530668#define CONFIG_CMD_IRQ
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530669#define CONFIG_CMD_REGINFO
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530670
671#ifdef CONFIG_PCI
672#define CONFIG_CMD_PCI
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530673#endif
674
Ruchika Gupta12af67f2014-10-15 11:35:31 +0530675/* Hash command with SHA acceleration supported in hardware */
676#ifdef CONFIG_FSL_CAAM
677#define CONFIG_CMD_HASH
678#define CONFIG_SHA_HW_ACCEL
679#endif
680
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530681/*
682 * Miscellaneous configurable options
683 */
684#define CONFIG_SYS_LONGHELP /* undef to save memory */
685#define CONFIG_CMDLINE_EDITING /* Command-line editing */
686#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
687#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530688#ifdef CONFIG_CMD_KGDB
689#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
690#else
691#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
692#endif
693#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
694#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
695#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530696
697/*
698 * For booting Linux, the board info and command line data
699 * have to be in the first 64 MB of memory, since this is
700 * the maximum mapped by the Linux kernel during initialization.
701 */
702#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
703#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
704
705#ifdef CONFIG_CMD_KGDB
706#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530707#endif
708
709/*
710 * Environment Configuration
711 */
712#define CONFIG_ROOTPATH "/opt/nfsroot"
713#define CONFIG_BOOTFILE "uImage"
714#define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/
715
716/* default location for tftp and bootm */
717#define CONFIG_LOADADDR 1000000
718
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530719
720#define CONFIG_BAUDRATE 115200
721
722#define __USB_PHY_TYPE utmi
723
724#define CONFIG_EXTRA_ENV_SETTINGS \
York Sun04c6ace2014-10-27 11:45:11 -0700725 "hwconfig=fsl_ddr:bank_intlv=auto;" \
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530726 "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
727 "netdev=eth0\0" \
Priyanka Jain456c6fe2014-02-26 16:11:53 +0530728 "video-mode=fslfb:1024x768-32@60,monitor=dvi\0" \
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530729 "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
730 "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
731 "tftpflash=tftpboot $loadaddr $uboot && " \
732 "protect off $ubootaddr +$filesize && " \
733 "erase $ubootaddr +$filesize && " \
734 "cp.b $loadaddr $ubootaddr $filesize && " \
735 "protect on $ubootaddr +$filesize && " \
736 "cmp.b $loadaddr $ubootaddr $filesize\0" \
737 "consoledev=ttyS0\0" \
738 "ramdiskaddr=2000000\0" \
739 "ramdiskfile=t1040qds/ramdisk.uboot\0" \
Scott Woodb7f4b852016-07-19 17:52:06 -0500740 "fdtaddr=1e00000\0" \
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530741 "fdtfile=t1040qds/t1040qds.dtb\0" \
Kim Phillips1dedccc2014-05-14 19:33:45 -0500742 "bdev=sda3\0"
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530743
744#define CONFIG_LINUX \
745 "setenv bootargs root=/dev/ram rw " \
746 "console=$consoledev,$baudrate $othbootargs;" \
747 "setenv ramdiskaddr 0x02000000;" \
748 "setenv fdtaddr 0x00c00000;" \
749 "setenv loadaddr 0x1000000;" \
750 "bootm $loadaddr $ramdiskaddr $fdtaddr"
751
752#define CONFIG_HDBOOT \
753 "setenv bootargs root=/dev/$bdev rw " \
754 "console=$consoledev,$baudrate $othbootargs;" \
755 "tftp $loadaddr $bootfile;" \
756 "tftp $fdtaddr $fdtfile;" \
757 "bootm $loadaddr - $fdtaddr"
758
759#define CONFIG_NFSBOOTCOMMAND \
760 "setenv bootargs root=/dev/nfs rw " \
761 "nfsroot=$serverip:$rootpath " \
762 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
763 "console=$consoledev,$baudrate $othbootargs;" \
764 "tftp $loadaddr $bootfile;" \
765 "tftp $fdtaddr $fdtfile;" \
766 "bootm $loadaddr - $fdtaddr"
767
768#define CONFIG_RAMBOOTCOMMAND \
769 "setenv bootargs root=/dev/ram rw " \
770 "console=$consoledev,$baudrate $othbootargs;" \
771 "tftp $ramdiskaddr $ramdiskfile;" \
772 "tftp $loadaddr $bootfile;" \
773 "tftp $fdtaddr $fdtfile;" \
774 "bootm $loadaddr $ramdiskaddr $fdtaddr"
775
776#define CONFIG_BOOTCOMMAND CONFIG_LINUX
777
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530778#include <asm/fsl_secure_boot.h>
Aneesh Bansal962021a2016-01-22 16:37:22 +0530779
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530780#endif /* __CONFIG_H */