Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7302539b11740f147a424e7ff0b1b1897c58b2e7 / . / include / configs / dh_imx6.h
blob: ee56eb691ad60198c6bfc92d453ad47573609a1c [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]2/*
3 * DHCOM DH-iMX6 PDK board configuration
4 *
5 * Copyright (C) 2017 Marek Vasut <marex@denx.de>
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]6 */
7
8#ifndef __DH_IMX6_CONFIG_H
9#define __DH_IMX6_CONFIG_H
10
11#include <asm/arch/imx-regs.h>
12
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]13#include "mx6_common.h"
14
15/*
16 * SPI NOR layout:
17 * 0x00_0000-0x00_ffff ... U-Boot SPL
18 * 0x01_0000-0x0f_ffff ... U-Boot
19 * 0x10_0000-0x10_ffff ... U-Boot env #1
20 * 0x11_0000-0x11_ffff ... U-Boot env #2
21 * 0x12_0000-0x1f_ffff ... UNUSED
22 */
23
24/* SPL */
25#include "imx6_spl.h" /* common IMX6 SPL configuration */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]26#define CONFIG_SPL_TARGET "u-boot-with-spl.imx"
27
28/* Miscellaneous configurable options */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]29
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]30/* Bootcounter */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]31#define CONFIG_SYS_BOOTCOUNT_BE
32
33/* FEC ethernet */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]34#define IMX_FEC_BASE ENET_BASE_ADDR
35#define CONFIG_FEC_XCV_TYPE RMII
36#define CONFIG_ETHPRIME "FEC"
37#define CONFIG_FEC_MXC_PHYADDR 0
38#define CONFIG_ARP_TIMEOUT 200UL
39
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]40/* MMC Configs */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]41#define CONFIG_SYS_FSL_ESDHC_ADDR 0
42#define CONFIG_SYS_FSL_USDHC_NUM 3
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]43
44/* SATA Configs */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]45#define CONFIG_LBA48
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]46
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]47/* UART */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]48#define CONFIG_MXC_UART_BASE UART1_BASE
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]49
50/* USB Configs */
51#ifdef CONFIG_CMD_USB
52#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]53#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
54#define CONFIG_MXC_USB_FLAGS 0
55#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
Marek Vasut861b6892017-10-22 10:22:40 +0200[diff] [blame]56
57/* USB Gadget (DFU, UMS) */
58#if defined(CONFIG_CMD_DFU) || defined(CONFIG_CMD_USB_MASS_STORAGE)
Marek Vasut861b6892017-10-22 10:22:40 +0200[diff] [blame]59#define DFU_DEFAULT_POLL_TIMEOUT 300
60
61/* USB IDs */
62#define CONFIG_G_DNL_UMS_VENDOR_NUM 0x0525
63#define CONFIG_G_DNL_UMS_PRODUCT_NUM 0xA4A5
64#endif
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]65#endif
66
67/* Watchdog */
Claudius Heine8f7fe482019-11-29 08:59:03 +0100[diff] [blame]68#if defined(CONFIG_SPL_BUILD)
69#undef CONFIG_WDT
70#undef CONFIG_WATCHDOG
71#define CONFIG_HW_WATCHDOG
72#endif
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]73
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]74#ifndef CONFIG_SPL_BUILD
75#define CONFIG_EXTRA_ENV_SETTINGS \
76 "console=ttymxc0,115200\0" \
77 "fdt_addr=0x18000000\0" \
78 "fdt_high=0xffffffff\0" \
79 "initrd_high=0xffffffff\0" \
80 "kernel_addr_r=0x10008000\0" \
81 "fdt_addr_r=0x13000000\0" \
82 "ramdisk_addr_r=0x18000000\0" \
83 "scriptaddr=0x14000000\0" \
84 "fdtfile=imx6q-dhcom-pdk2.dtb\0"\
85 BOOTENV
86
87#define CONFIG_BOOTCOMMAND "run distro_bootcmd"
88
89#define BOOT_TARGET_DEVICES(func) \
90 func(MMC, mmc, 0) \
91 func(MMC, mmc, 2) \
92 func(USB, usb, 1) \
93 func(SATA, sata, 0) \
94 func(DHCP, dhcp, na)
95
96#include <config_distro_bootcmd.h>
97#endif
98
99/* Physical Memory Map */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]100#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
101
102#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
103#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
104#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
105
106#define CONFIG_SYS_INIT_SP_OFFSET \
107 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
108
109#define CONFIG_SYS_INIT_SP_ADDR \
110 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
111
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]112/* Environment */
Marek Vasut00671d92017-10-09 21:51:10 +0200[diff] [blame]113
114#endif /* __DH_IMX6_CONFIG_H */