blob: ec1768291503c6755b1e47bc5573f1cd78a6424d [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/pwm/clk-pwm.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Clock based PWM controller
8
9maintainers:
10 - Nikita Travkin <nikita@trvn.ru>
11
12description: |
13 Some systems have clocks that can be exposed to external devices.
14 (e.g. by muxing them to GPIO pins)
15 It's often possible to control duty-cycle of such clocks which makes them
16 suitable for generating PWM signal.
17
18allOf:
19 - $ref: pwm.yaml#
20
21properties:
22 compatible:
23 const: clk-pwm
24
25 clocks:
26 description: Clock used to generate the signal.
27 maxItems: 1
28
29 "#pwm-cells":
30 const: 2
31
32unevaluatedProperties: false
33
34required:
35 - compatible
36 - clocks
37
38examples:
39 - |
40 pwm {
41 compatible = "clk-pwm";
42 #pwm-cells = <2>;
43 clocks = <&gcc 0>;
44 pinctrl-names = "default";
45 pinctrl-0 = <&pwm_clk_flash_default>;
46 };