blob: 1a1c08bd3087f430691ea01993ca1c019218a55e [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Nelsone5b3a502013-03-11 08:44:53 +00002/*
3 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
4 *
5 * Configuration settings for the Boundary Devices Nitrogen6X
6 * and Freescale i.MX6Q Sabre Lite boards.
Eric Nelsone5b3a502013-03-11 08:44:53 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Eric Nelson062772c2013-11-26 17:40:30 -070012#include "mx6_common.h"
Eric Nelsone5b3a502013-03-11 08:44:53 +000013
Troy Kisky760327c2013-09-25 18:41:18 -070014#define CONFIG_USBD_HS
Eric Nelsone5b3a502013-03-11 08:44:53 +000015
Eric Nelsone5b3a502013-03-11 08:44:53 +000016#define CONFIG_MXC_UART_BASE UART2_BASE
17
Eric Nelsone5b3a502013-03-11 08:44:53 +000018/* MMC Configs */
Eric Nelsone5b3a502013-03-11 08:44:53 +000019#define CONFIG_SYS_FSL_ESDHC_ADDR 0
20#define CONFIG_SYS_FSL_USDHC_NUM 2
21
Eric Nelsone5b3a502013-03-11 08:44:53 +000022/*
23 * SATA Configs
24 */
25#ifdef CONFIG_CMD_SATA
Eric Nelsone5b3a502013-03-11 08:44:53 +000026#define CONFIG_SYS_SATA_MAX_DEVICE 1
27#define CONFIG_DWC_AHSATA_PORT_ID 0
28#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
29#define CONFIG_LBA48
Eric Nelsone5b3a502013-03-11 08:44:53 +000030#endif
31
Eric Nelsone5b3a502013-03-11 08:44:53 +000032#define IMX_FEC_BASE ENET_BASE_ADDR
33#define CONFIG_FEC_XCV_TYPE RGMII
34#define CONFIG_ETHPRIME "FEC"
35#define CONFIG_FEC_MXC_PHYADDR 6
Eric Nelsone5b3a502013-03-11 08:44:53 +000036
37/* USB Configs */
Troy Kiskyed72a9e2013-10-10 15:27:59 -070038#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
39#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
Eric Nelsone5b3a502013-03-11 08:44:53 +000040#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
41#define CONFIG_MXC_USB_FLAGS 0
42
Eric Nelsone5b3a502013-03-11 08:44:53 +000043/* Framebuffer and LCD */
Eric Nelson89f2be52015-04-16 11:31:33 -070044#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024)
Pardeep Kumar Singlac1fa1302013-07-25 12:12:13 -050045#define CONFIG_IMX_HDMI
Eric Benard7f63c142014-04-04 19:05:53 +020046#define CONFIG_IMX_VIDEO_SKIP
Eric Nelsone5b3a502013-03-11 08:44:53 +000047
Guillaume GARDET2ab78982018-04-18 17:04:58 +020048#ifdef CONFIG_CMD_MMC
49#define DISTRO_BOOT_DEV_MMC(func) func(MMC, mmc, 0) func(MMC, mmc, 1)
Eric Nelsone5b3a502013-03-11 08:44:53 +000050#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020051#define DISTRO_BOOT_DEV_MMC(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000052#endif
53
Guillaume GARDET2ab78982018-04-18 17:04:58 +020054#ifdef CONFIG_CMD_SATA
55#define DISTRO_BOOT_DEV_SATA(func) func(SATA, sata, 0)
Eric Nelsone5b3a502013-03-11 08:44:53 +000056#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020057#define DISTRO_BOOT_DEV_SATA(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000058#endif
59
Diego Rondini4e7394d2014-10-02 12:16:41 -070060#ifdef CONFIG_USB_STORAGE
Guillaume GARDET2ab78982018-04-18 17:04:58 +020061#define DISTRO_BOOT_DEV_USB(func) func(USB, usb, 0)
Diego Rondini4e7394d2014-10-02 12:16:41 -070062#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020063#define DISTRO_BOOT_DEV_USB(func)
Diego Rondini4e7394d2014-10-02 12:16:41 -070064#endif
65
Guillaume GARDET2ab78982018-04-18 17:04:58 +020066#ifdef CONFIG_CMD_PXE
67#define DISTRO_BOOT_DEV_PXE(func) func(PXE, pxe, na)
68#else
69#define DISTRO_BOOT_DEV_PXE(func)
70#endif
71
72#ifdef CONFIG_CMD_DHCP
73#define DISTRO_BOOT_DEV_DHCP(func) func(DHCP, dhcp, na)
74#else
75#define DISTRO_BOOT_DEV_DHCP(func)
76#endif
77
Guillaume GARDET2ab78982018-04-18 17:04:58 +020078#define BOOT_TARGET_DEVICES(func) \
79 DISTRO_BOOT_DEV_MMC(func) \
80 DISTRO_BOOT_DEV_SATA(func) \
81 DISTRO_BOOT_DEV_USB(func) \
82 DISTRO_BOOT_DEV_PXE(func) \
83 DISTRO_BOOT_DEV_DHCP(func)
84
85#include <config_distro_bootcmd.h>
Simon Glassfb64e362020-05-10 11:40:09 -060086#include <linux/stringify.h>
Guillaume GARDET2ab78982018-04-18 17:04:58 +020087
Eric Nelsone5b3a502013-03-11 08:44:53 +000088#define CONFIG_EXTRA_ENV_SETTINGS \
Fabio Estevam1fd60922013-07-26 11:37:17 -030089 "console=ttymxc1\0" \
90 "fdt_high=0xffffffff\0" \
91 "initrd_high=0xffffffff\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +020092 "fdt_addr_r=0x18000000\0" \
Tom Rini431e9ca2021-08-24 20:41:03 -040093 "fdtfile=" __stringify(CONFIG_DEFAULT_DEVICE_TREE) ".dtb\0" \
Tom Rini9004ee02021-08-23 10:25:30 -040094 "kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
95 "pxefile_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
96 "scriptaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +020097 "ramdisk_addr_r=0x13000000\0" \
98 "ramdiskaddr=0x13000000\0" \
Fabio Estevam1fd60922013-07-26 11:37:17 -030099 "ip_dyn=yes\0" \
Gary Bissond3919c02017-01-12 12:18:44 +0100100 "usb_pgood_delay=2000\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200101 BOOTENV
Fabio Estevam1fd60922013-07-26 11:37:17 -0300102
Eric Nelsone5b3a502013-03-11 08:44:53 +0000103/* Miscellaneous configurable options */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000104
Eric Nelsone5b3a502013-03-11 08:44:53 +0000105/* Physical Memory Map */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000106#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
107
108#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
109#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
110#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
111
112#define CONFIG_SYS_INIT_SP_OFFSET \
113 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
114#define CONFIG_SYS_INIT_SP_ADDR \
115 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
116
Peter Robinson4b671502015-05-22 17:30:45 +0100117/* Environment organization */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000118
Marek Vasut52303852013-12-14 05:55:29 +0100119/*
120 * PCI express
121 */
Marek Vasut52303852013-12-14 05:55:29 +0100122#ifdef CONFIG_CMD_PCI
Marek Vasut52303852013-12-14 05:55:29 +0100123#define CONFIG_PCI_SCAN_SHOW
124#define CONFIG_PCIE_IMX
125#endif
126
Eric Nelsone5b3a502013-03-11 08:44:53 +0000127#endif /* __CONFIG_H */