blob: 4c91a5daced87871449ad234c1ce1a88cc6b39e5 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Simon Glass780ba482016-03-11 22:06:58 -07002/*
3 * Copyright (c) 2016 Google, Inc
Simon Glass780ba482016-03-11 22:06:58 -07004 */
5
6#ifndef __ASM_CPU_COMMON_H
7#define __ASM_CPU_COMMON_H
8
9#define IA32_PERF_CTL 0x199
10
11/**
12 * cpu_common_init() - Set up common CPU init
13 *
14 * This reports BIST failure, enables the LAPIC, updates microcode, enables
15 * the upper 128-bytes of CROM RAM, probes the northbridge, PCH, LPC and SATA.
16 *
17 * @return 0 if OK, -ve on error
18 */
19int cpu_common_init(void);
20
21/**
22 * cpu_set_flex_ratio_to_tdp_nominal() - Set up the maximum non-turbo rate
23 *
24 * If a change is needed, this function will do a soft reset so it takes
25 * effect.
26 *
27 * Some details are available here:
28 * http://forum.hwbot.org/showthread.php?t=76092
29 *
30 * @return 0 if OK, -ve on error
31 */
32int cpu_set_flex_ratio_to_tdp_nominal(void);
33
34#endif