Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6e5c0191c04df1913982bc1a335863db82936578 / . / configs / meesc_defconfig
blob: e1e549693b582760cfaaaec5857c657b584d9113 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]2CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x21F00000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]4CONFIG_TARGET_MEESC=y
Wenyou.Yang@microchip.comcc2eca02017-07-21 17:06:40 +0800[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
6CONFIG_DEFAULT_DEVICE_TREE="at91sam9263ek"
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]7CONFIG_FIT=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]8CONFIG_SYS_EXTRA_OPTIONS="AT91SAM9263,SYS_USE_NANDFLASH"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]9CONFIG_BOOTDELAY=3
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]10CONFIG_BOARD_EARLY_INIT_F=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]11CONFIG_HUSH_PARSER=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]12# CONFIG_CMD_BDI is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]13CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]14# CONFIG_CMD_LOADS is not set
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]15CONFIG_CMD_NAND=y
Wenyou.Yang@microchip.comcc2eca02017-07-21 17:06:40 +0800[diff] [blame]16CONFIG_CMD_SF=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]17# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]18CONFIG_CMD_DHCP=y
19CONFIG_CMD_PING=y
Wenyou.Yang@microchip.comcc2eca02017-07-21 17:06:40 +0800[diff] [blame]20CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]21CONFIG_ENV_IS_IN_NAND=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]22CONFIG_BOOTP_BOOTPATH=y
23CONFIG_BOOTP_GATEWAY=y
24CONFIG_BOOTP_HOSTNAME=y
Wenyou.Yang@microchip.comcc2eca02017-07-21 17:06:40 +0800[diff] [blame]25CONFIG_DM=y
26CONFIG_CLK=y
27CONFIG_CLK_AT91=y
28CONFIG_DM_GPIO=y
29CONFIG_AT91_GPIO=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]30# CONFIG_MMC is not set
Wenyou.Yang@microchip.comcc2eca02017-07-21 17:06:40 +0800[diff] [blame]31CONFIG_DM_SPI_FLASH=y
32CONFIG_SPI_FLASH=y
33CONFIG_SPI_FLASH_ATMEL=y
34CONFIG_SPI_FLASH_DATAFLASH=y
35CONFIG_PINCTRL=y
36CONFIG_PINCTRL_AT91=y
37CONFIG_DM_SERIAL=y
38CONFIG_ATMEL_USART=y
39CONFIG_DM_SPI=y
40CONFIG_ATMEL_SPI=y