blob: e7674c1bff2a2d40786ea16556ebbb8682db8e48 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
gaurav rana9d171da2015-02-27 09:43:49 +05302/*
3 * Copyright 2015 Freescale Semiconductor, Inc.
gaurav rana9d171da2015-02-27 09:43:49 +05304 */
5
6#ifndef _FSL_SFP_SNVS_
7#define _FSL_SFP_SNVS_
8
9#include <common.h>
10#include <config.h>
11#include <asm/io.h>
12
13#ifdef CONFIG_SYS_FSL_SRK_LE
14#define srk_in32(a) in_le32(a)
15#else
16#define srk_in32(a) in_be32(a)
17#endif
18
19#ifdef CONFIG_SYS_FSL_SFP_LE
20#define sfp_in32(a) in_le32(a)
21#define sfp_out32(a, v) out_le32(a, v)
22#define sfp_in16(a) in_le16(a)
23#elif defined(CONFIG_SYS_FSL_SFP_BE)
24#define sfp_in32(a) in_be32(a)
25#define sfp_out32(a, v) out_be32(a, v)
26#define sfp_in16(a) in_be16(a)
gaurav rana9d171da2015-02-27 09:43:49 +053027#endif
28
29/* Number of SRKH registers */
30#define NUM_SRKH_REGS 8
31
Saksham Jain62888be2016-03-23 16:24:32 +053032#if defined(CONFIG_SYS_FSL_SFP_VER_3_2) || \
33 defined(CONFIG_SYS_FSL_SFP_VER_3_4)
gaurav rana9d171da2015-02-27 09:43:49 +053034struct ccsr_sfp_regs {
35 u32 ospr; /* 0x200 */
36 u32 ospr1; /* 0x204 */
37 u32 reserved1[4];
38 u32 fswpr; /* 0x218 FSL Section Write Protect */
39 u32 fsl_uid; /* 0x21c FSL UID 0 */
40 u32 fsl_uid_1; /* 0x220 FSL UID 0 */
41 u32 reserved2[12];
42 u32 srk_hash[8]; /* 0x254 Super Root Key Hash */
43 u32 oem_uid; /* 0x274 OEM UID 0*/
44 u32 oem_uid_1; /* 0x278 OEM UID 1*/
45 u32 oem_uid_2; /* 0x27c OEM UID 2*/
46 u32 oem_uid_3; /* 0x280 OEM UID 3*/
47 u32 oem_uid_4; /* 0x284 OEM UID 4*/
48 u32 reserved3[8];
49};
50#elif defined(CONFIG_SYS_FSL_SFP_VER_3_0)
51struct ccsr_sfp_regs {
52 u32 ospr; /* 0x200 */
53 u32 reserved0[14];
54 u32 srk_hash[NUM_SRKH_REGS]; /* 0x23c Super Root Key Hash */
55 u32 oem_uid; /* 0x9c OEM Unique ID */
56 u8 reserved2[0x04];
57 u32 ovpr; /* 0xA4 Intent To Secure */
58 u8 reserved4[0x08];
59 u32 fsl_uid; /* 0xB0 FSL Unique ID */
60 u8 reserved5[0x04];
61 u32 fsl_spfr0; /* Scratch Pad Fuse Register 0 */
62 u32 fsl_spfr1; /* Scratch Pad Fuse Register 1 */
63
64};
65#else
66struct ccsr_sfp_regs {
67 u8 reserved0[0x40];
68 u32 ospr; /* 0x40 OEM Security Policy Register */
69 u8 reserved2[0x38];
70 u32 srk_hash[8]; /* 0x7c Super Root Key Hash */
71 u32 oem_uid; /* 0x9c OEM Unique ID */
72 u8 reserved4[0x4];
73 u32 ovpr; /* 0xA4 OEM Validation Policy Register */
74 u8 reserved8[0x8];
75 u32 fsl_uid; /* 0xB0 FSL Unique ID */
76};
77#endif
Sumit Garg44e50a52016-09-07 12:17:34 -040078
gaurav rana9d171da2015-02-27 09:43:49 +053079#define ITS_MASK 0x00000004
80#define ITS_BIT 2
Sumit Garg44e50a52016-09-07 12:17:34 -040081
82#if defined(CONFIG_SYS_FSL_SFP_VER_3_4)
83#define OSPR_KEY_REVOC_SHIFT 9
84#define OSPR_KEY_REVOC_MASK 0x0000fe00
85#else
86#define OSPR_KEY_REVOC_SHIFT 13
87#define OSPR_KEY_REVOC_MASK 0x0000e000
88#endif /* CONFIG_SYS_FSL_SFP_VER_3_4 */
gaurav rana9d171da2015-02-27 09:43:49 +053089
90#endif