blob: e4e7e1bb91720ccc10aa564365bfd1f164433921 [file] [log] [blame]
Masahiro Yamada32b1cd92016-03-18 16:41:40 +09001/*
2 * Device Tree Source for UniPhier Support Card (Expansion Board)
3 *
Masahiro Yamadace6ca3c2017-03-13 00:16:40 +09004 * Copyright (C) 2015-2017 Socionext Inc.
5 * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
Masahiro Yamada32b1cd92016-03-18 16:41:40 +09006 *
Masahiro Yamada31a17882017-06-22 16:46:40 +09007 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
Masahiro Yamada32b1cd92016-03-18 16:41:40 +09008 */
9
10&system_bus {
11 status = "okay";
12 ranges = <1 0x00000000 0x42000000 0x02000000>;
13
Masahiro Yamada6c086d02017-11-25 00:25:35 +090014 support_card: support-card@1,1f00000 {
Masahiro Yamada32b1cd92016-03-18 16:41:40 +090015 compatible = "simple-bus";
16 #address-cells = <1>;
17 #size-cells = <1>;
18 ranges = <0x00000000 1 0x01f00000 0x00100000>;
Masahiro Yamada6c086d02017-11-25 00:25:35 +090019 interrupt-parent = <&gpio>;
Masahiro Yamada32b1cd92016-03-18 16:41:40 +090020
Masahiro Yamada938ab162017-05-15 14:23:46 +090021 ethsc: ethernet@0 {
Masahiro Yamada32b1cd92016-03-18 16:41:40 +090022 compatible = "smsc,lan9118", "smsc,lan9115";
23 reg = <0x00000000 0x1000>;
24 phy-mode = "mii";
25 reg-io-width = <4>;
26 };
27
Masahiro Yamada938ab162017-05-15 14:23:46 +090028 serialsc: uart@b0000 {
Masahiro Yamada32b1cd92016-03-18 16:41:40 +090029 compatible = "ns16550a";
30 reg = <0x000b0000 0x20>;
31 clock-frequency = <12288000>;
32 reg-shift = <1>;
33 };
34 };
35};