blob: c1a15bb4b3ce56517dd0eb85ac5ecc040291323e [file] [log] [blame]
Tom Warren0abb7022013-04-12 11:20:51 -07001/dts-v1/;
2
3#include "tegra30.dtsi"
4
5/ {
6 model = "NVIDIA Beaver";
7 compatible = "nvidia,beaver", "nvidia,tegra30";
8
Simon Glass0c24f372014-09-04 16:27:35 -06009 chosen {
10 stdout-path = &uarta;
11 };
12
Tom Warren0abb7022013-04-12 11:20:51 -070013 aliases {
14 i2c0 = "/i2c@7000d000";
15 i2c1 = "/i2c@7000c000";
16 i2c2 = "/i2c@7000c400";
17 i2c3 = "/i2c@7000c500";
18 i2c4 = "/i2c@7000c700";
Stephen Warrend55aadc2016-09-13 10:45:43 -060019 mmc0 = "/sdhci@78000600";
20 mmc1 = "/sdhci@78000000";
Simon Glassb4381ee2014-10-13 23:42:12 -060021 spi0 = "/spi@7000da00";
Stephen Warrend79f1582014-05-29 15:29:40 -060022 usb0 = "/usb@7d000000";
23 usb1 = "/usb@7d008000";
Tom Warren0abb7022013-04-12 11:20:51 -070024 };
25
26 memory {
27 device_type = "memory";
28 reg = <0x80000000 0x7ff00000>;
29 };
30
Thierry Reding34677f72014-12-09 22:25:18 -070031 pcie-controller@00003000 {
32 status = "okay";
33
34 avdd-pexa-supply = <&ldo1_reg>;
35 vdd-pexa-supply = <&ldo1_reg>;
36 avdd-pexb-supply = <&ldo1_reg>;
37 vdd-pexb-supply = <&ldo1_reg>;
38 avdd-pex-pll-supply = <&ldo1_reg>;
39 avdd-plle-supply = <&ldo1_reg>;
40 vddio-pex-ctl-supply = <&sys_3v3_reg>;
41 hvdd-pex-supply = <&sys_3v3_pexs_reg>;
42
43 pci@1,0 {
44 status = "okay";
45 nvidia,num-lanes = <2>;
46 };
47
48 pci@2,0 {
49 nvidia,num-lanes = <2>;
50 };
51
52 pci@3,0 {
53 status = "okay";
54 nvidia,num-lanes = <2>;
55 };
56 };
57
Tom Warren0abb7022013-04-12 11:20:51 -070058 i2c@7000c000 {
59 status = "okay";
60 clock-frequency = <100000>;
61 };
62
63 i2c@7000c400 {
64 status = "okay";
65 clock-frequency = <100000>;
66 };
67
68 i2c@7000c500 {
69 status = "okay";
70 clock-frequency = <100000>;
71 };
72
73 i2c@7000c700 {
74 status = "okay";
75 clock-frequency = <100000>;
76 };
77
78 i2c@7000d000 {
79 status = "okay";
80 clock-frequency = <100000>;
Thierry Reding34677f72014-12-09 22:25:18 -070081
82 pmic: tps65911@2d {
83 compatible = "ti,tps65911";
84 reg = <0x2d>;
85
86 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
87 #interrupt-cells = <2>;
88 interrupt-controller;
89
90 ti,system-power-controller;
91
92 #gpio-cells = <2>;
93 gpio-controller;
94
95 vcc1-supply = <&vdd_5v_in_reg>;
96 vcc2-supply = <&vdd_5v_in_reg>;
97 vcc3-supply = <&vio_reg>;
98 vcc4-supply = <&vdd_5v_in_reg>;
99 vcc5-supply = <&vdd_5v_in_reg>;
100 vcc6-supply = <&vdd2_reg>;
101 vcc7-supply = <&vdd_5v_in_reg>;
102 vccio-supply = <&vdd_5v_in_reg>;
103
104 regulators {
105 #address-cells = <1>;
106 #size-cells = <0>;
107
108 vdd1_reg: vdd1 {
109 regulator-name = "vddio_ddr_1v2";
110 regulator-min-microvolt = <1200000>;
111 regulator-max-microvolt = <1200000>;
112 regulator-always-on;
113 };
114
115 vdd2_reg: vdd2 {
116 regulator-name = "vdd_1v5_gen";
117 regulator-min-microvolt = <1500000>;
118 regulator-max-microvolt = <1500000>;
119 regulator-always-on;
120 };
121
122 vddctrl_reg: vddctrl {
123 regulator-name = "vdd_cpu,vdd_sys";
124 regulator-min-microvolt = <1000000>;
125 regulator-max-microvolt = <1000000>;
126 regulator-always-on;
127 };
128
129 vio_reg: vio {
130 regulator-name = "vdd_1v8_gen";
131 regulator-min-microvolt = <1800000>;
132 regulator-max-microvolt = <1800000>;
133 regulator-always-on;
134 };
135
136 ldo1_reg: ldo1 {
137 regulator-name = "vdd_pexa,vdd_pexb";
138 regulator-min-microvolt = <1050000>;
139 regulator-max-microvolt = <1050000>;
140 };
141
142 ldo2_reg: ldo2 {
143 regulator-name = "vdd_sata,avdd_plle";
144 regulator-min-microvolt = <1050000>;
145 regulator-max-microvolt = <1050000>;
146 };
147
148 /* LDO3 is not connected to anything */
149
150 ldo4_reg: ldo4 {
151 regulator-name = "vdd_rtc";
152 regulator-min-microvolt = <1200000>;
153 regulator-max-microvolt = <1200000>;
154 regulator-always-on;
155 };
156
157 ldo5_reg: ldo5 {
158 regulator-name = "vddio_sdmmc,avdd_vdac";
159 regulator-min-microvolt = <3300000>;
160 regulator-max-microvolt = <3300000>;
161 regulator-always-on;
162 };
163
164 ldo6_reg: ldo6 {
165 regulator-name = "avdd_dsi_csi,pwrdet_mipi";
166 regulator-min-microvolt = <1200000>;
167 regulator-max-microvolt = <1200000>;
168 };
169
170 ldo7_reg: ldo7 {
171 regulator-name = "vdd_pllm,x,u,a_p_c_s";
172 regulator-min-microvolt = <1200000>;
173 regulator-max-microvolt = <1200000>;
174 regulator-always-on;
175 };
176
177 ldo8_reg: ldo8 {
178 regulator-name = "vdd_ddr_hs";
179 regulator-min-microvolt = <1000000>;
180 regulator-max-microvolt = <1000000>;
181 regulator-always-on;
182 };
183 };
184 };
Tom Warren0abb7022013-04-12 11:20:51 -0700185 };
186
187 spi@7000da00 {
188 status = "okay";
189 spi-max-frequency = <25000000>;
190 spi-flash@1 {
191 compatible = "winbond,w25q32";
192 reg = <1>;
193 spi-max-frequency = <20000000>;
194 };
195 };
196
197 sdhci@78000000 {
198 status = "okay";
Simon Glass3112fd52015-01-05 20:05:41 -0700199 cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
200 wp-gpios = <&gpio TEGRA_GPIO(T, 3) GPIO_ACTIVE_HIGH>;
201 power-gpios = <&gpio TEGRA_GPIO(D, 7) GPIO_ACTIVE_HIGH>;
Tom Warren0abb7022013-04-12 11:20:51 -0700202 bus-width = <4>;
203 };
204
205 sdhci@78000600 {
206 status = "okay";
207 bus-width = <8>;
Tom Warren1c77f022016-09-13 10:45:42 -0600208 non-removable;
Tom Warren0abb7022013-04-12 11:20:51 -0700209 };
Jim Lindfed30e2013-06-21 19:05:46 +0800210
Stephen Warrend79f1582014-05-29 15:29:40 -0600211 usb@7d000000 {
212 status = "okay";
213 dr_mode = "otg";
Simon Glass3112fd52015-01-05 20:05:41 -0700214 nvidia,vbus-gpio = <&gpio TEGRA_GPIO(DD, 6) GPIO_ACTIVE_HIGH>;
Stephen Warrend79f1582014-05-29 15:29:40 -0600215 };
216
Jim Lindfed30e2013-06-21 19:05:46 +0800217 usb@7d008000 {
Simon Glass3112fd52015-01-05 20:05:41 -0700218 nvidia,vbus-gpio = <&gpio TEGRA_GPIO(DD, 4) GPIO_ACTIVE_HIGH>;
Jim Lindfed30e2013-06-21 19:05:46 +0800219 status = "okay";
220 };
Thierry Reding34677f72014-12-09 22:25:18 -0700221
Stephen Warren08d2dba2016-09-13 10:45:51 -0600222 clocks {
223 compatible = "simple-bus";
224 #address-cells = <1>;
225 #size-cells = <0>;
226
227 clk32k_in: clock@0 {
228 compatible = "fixed-clock";
229 reg=<0>;
230 #clock-cells = <0>;
231 clock-frequency = <32768>;
232 };
233 };
234
Thierry Reding34677f72014-12-09 22:25:18 -0700235 regulators {
236 compatible = "simple-bus";
237 #address-cells = <1>;
238 #size-cells = <0>;
239
240 vdd_5v_in_reg: regulator@0 {
241 compatible = "regulator-fixed";
242 reg = <0>;
243 regulator-name = "vdd_5v_in";
244 regulator-min-microvolt = <5000000>;
245 regulator-max-microvolt = <5000000>;
246 regulator-always-on;
247 };
248
249 chargepump_5v_reg: regulator@1 {
250 compatible = "regulator-fixed";
251 reg = <1>;
252 regulator-name = "chargepump_5v";
253 regulator-min-microvolt = <5000000>;
254 regulator-max-microvolt = <5000000>;
255 regulator-boot-on;
256 regulator-always-on;
257 enable-active-high;
258 gpio = <&pmic 0 GPIO_ACTIVE_HIGH>;
259 };
260
261 ddr_reg: regulator@2 {
262 compatible = "regulator-fixed";
263 reg = <2>;
264 regulator-name = "vdd_ddr";
265 regulator-min-microvolt = <1500000>;
266 regulator-max-microvolt = <1500000>;
267 regulator-always-on;
268 regulator-boot-on;
269 enable-active-high;
270 gpio = <&pmic 7 GPIO_ACTIVE_HIGH>;
271 vin-supply = <&vdd_5v_in_reg>;
272 };
273
274 vdd_5v_sata_reg: regulator@3 {
275 compatible = "regulator-fixed";
276 reg = <3>;
277 regulator-name = "vdd_5v_sata";
278 regulator-min-microvolt = <5000000>;
279 regulator-max-microvolt = <5000000>;
280 regulator-always-on;
281 regulator-boot-on;
282 enable-active-high;
283 gpio = <&gpio TEGRA_GPIO(D, 6) GPIO_ACTIVE_HIGH>;
284 vin-supply = <&vdd_5v_in_reg>;
285 };
286
287 usb1_vbus_reg: regulator@4 {
288 compatible = "regulator-fixed";
289 reg = <4>;
290 regulator-name = "usb1_vbus";
291 regulator-min-microvolt = <5000000>;
292 regulator-max-microvolt = <5000000>;
293 enable-active-high;
294 gpio = <&gpio TEGRA_GPIO(DD, 6) GPIO_ACTIVE_HIGH>;
295 gpio-open-drain;
296 vin-supply = <&vdd_5v_in_reg>;
297 };
298
299 usb3_vbus_reg: regulator@5 {
300 compatible = "regulator-fixed";
301 reg = <5>;
302 regulator-name = "usb3_vbus";
303 regulator-min-microvolt = <5000000>;
304 regulator-max-microvolt = <5000000>;
305 enable-active-high;
306 gpio = <&gpio TEGRA_GPIO(DD, 4) GPIO_ACTIVE_HIGH>;
307 gpio-open-drain;
308 vin-supply = <&vdd_5v_in_reg>;
309 };
310
311 sys_3v3_reg: regulator@6 {
312 compatible = "regulator-fixed";
313 reg = <6>;
314 regulator-name = "sys_3v3,vdd_3v3_alw";
315 regulator-min-microvolt = <3300000>;
316 regulator-max-microvolt = <3300000>;
317 regulator-always-on;
318 regulator-boot-on;
319 enable-active-high;
320 gpio = <&pmic 6 GPIO_ACTIVE_HIGH>;
321 vin-supply = <&vdd_5v_in_reg>;
322 };
323
324 sys_3v3_pexs_reg: regulator@7 {
325 compatible = "regulator-fixed";
326 reg = <7>;
327 regulator-name = "sys_3v3_pexs";
328 regulator-min-microvolt = <3300000>;
329 regulator-max-microvolt = <3300000>;
330 regulator-always-on;
331 regulator-boot-on;
332 enable-active-high;
333 gpio = <&gpio TEGRA_GPIO(L, 7) GPIO_ACTIVE_HIGH>;
334 vin-supply = <&sys_3v3_reg>;
335 };
336
337 vdd_5v0_hdmi: regulator@8 {
338 compatible = "regulator-fixed";
339 reg = <8>;
340 regulator-name = "+VDD_5V_HDMI";
341 regulator-min-microvolt = <5000000>;
342 regulator-max-microvolt = <5000000>;
343 regulator-always-on;
344 regulator-boot-on;
345 vin-supply = <&sys_3v3_reg>;
346 };
347 };
Tom Warren0abb7022013-04-12 11:20:51 -0700348};
Simon Glass2a00cc92017-06-12 06:22:01 -0600349
350&uarta {
351 status = "okay";
352};