blob: 31929e2377d8a41392ae159a2d0402d2d94bcd4a [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001/ {
2 etf@20010000 {
3 power-domains = <&scmi_devpd 8>;
4 };
5
6 tpiu@20030000 {
7 power-domains = <&scmi_devpd 8>;
8 };
9
10 funnel@20040000 {
11 power-domains = <&scmi_devpd 8>;
12 };
13
14 etr@20070000 {
15 power-domains = <&scmi_devpd 8>;
16 };
17
18 stm@20100000 {
19 power-domains = <&scmi_devpd 8>;
20 };
21
22 replicator@20120000 {
23 power-domains = <&scmi_devpd 8>;
24 };
25
26 funnel@220c0000 {
27 power-domains = <&scmi_devpd 8>;
28 };
29
30 funnel@230c0000 {
31 power-domains = <&scmi_devpd 8>;
32 };
33
34 hdlcd@7ff50000 {
35 clocks = <&scmi_clk 3>;
36 };
37
38 hdlcd@7ff60000 {
39 clocks = <&scmi_clk 3>;
40 };
41
42 /delete-node/ scpi;
43
44 firmware {
45 scmi {
46 compatible = "arm,scmi";
47 mbox-names = "tx", "rx";
48 mboxes = <&mailbox 0 0 &mailbox 0 1>;
49 shmem = <&cpu_scp_lpri0 &cpu_scp_lpri1>;
50 #address-cells = <1>;
51 #size-cells = <0>;
52
53 scmi_devpd: protocol@11 {
54 reg = <0x11>;
55 #power-domain-cells = <1>;
56 };
57
58 scmi_dvfs: protocol@13 {
59 reg = <0x13>;
60 #clock-cells = <1>;
61 mbox-names = "tx", "rx";
62 mboxes = <&mailbox 1 0 &mailbox 1 1>;
63 shmem = <&cpu_scp_hpri0 &cpu_scp_hpri1>;
64 };
65
66 scmi_clk: protocol@14 {
67 reg = <0x14>;
68 #clock-cells = <1>;
69 };
70
71 scmi_sensors0: protocol@15 {
72 reg = <0x15>;
73 #thermal-sensor-cells = <1>;
74 };
75 };
76 };
77
78 thermal-zones {
Tom Rini93743d22024-04-01 09:08:13 -040079 pmic-thermal {
Tom Rini53633a82024-02-29 12:33:36 -050080 thermal-sensors = <&scmi_sensors0 0>;
81 };
82
Tom Rini93743d22024-04-01 09:08:13 -040083 soc-thermal {
Tom Rini53633a82024-02-29 12:33:36 -050084 thermal-sensors = <&scmi_sensors0 3>;
85 };
86
Tom Rini93743d22024-04-01 09:08:13 -040087 big-cluster-thermal {
Tom Rini53633a82024-02-29 12:33:36 -050088 thermal-sensors = <&scmi_sensors0 21>;
89 };
90
Tom Rini93743d22024-04-01 09:08:13 -040091 little-cluster-thermal {
Tom Rini53633a82024-02-29 12:33:36 -050092 thermal-sensors = <&scmi_sensors0 22>;
93 };
94
Tom Rini93743d22024-04-01 09:08:13 -040095 gpu0-thermal {
Tom Rini53633a82024-02-29 12:33:36 -050096 thermal-sensors = <&scmi_sensors0 23>;
97 };
98
Tom Rini93743d22024-04-01 09:08:13 -040099 gpu1-thermal {
Tom Rini53633a82024-02-29 12:33:36 -0500100 thermal-sensors = <&scmi_sensors0 24>;
101 };
102 };
103
104};
105
106&A53_0 {
107 clocks = <&scmi_dvfs 1>;
108};
109&A53_1 {
110 clocks = <&scmi_dvfs 1>;
111};
112&A53_2 {
113 clocks = <&scmi_dvfs 1>;
114};
115&A53_3 {
116 clocks = <&scmi_dvfs 1>;
117};
118
119&cpu_debug0 {
120 power-domains = <&scmi_devpd 8>;
121};
122&cpu_debug1 {
123 power-domains = <&scmi_devpd 8>;
124};
125&cpu_debug2 {
126 power-domains = <&scmi_devpd 8>;
127};
128&cpu_debug3 {
129 power-domains = <&scmi_devpd 8>;
130};
131&cpu_debug4 {
132 power-domains = <&scmi_devpd 8>;
133};
134&cpu_debug5 {
135 power-domains = <&scmi_devpd 8>;
136};
137
138&etm0 {
139 power-domains = <&scmi_devpd 8>;
140};
141&etm1 {
142 power-domains = <&scmi_devpd 8>;
143};
144&etm2 {
145 power-domains = <&scmi_devpd 8>;
146};
147&etm3 {
148 power-domains = <&scmi_devpd 8>;
149};
150&etm4 {
151 power-domains = <&scmi_devpd 8>;
152};
153&etm5 {
154 power-domains = <&scmi_devpd 8>;
155};
156
157&cti0 {
158 power-domains = <&scmi_devpd 8>;
159};
160&cti1 {
161 power-domains = <&scmi_devpd 8>;
162};
163&cti2 {
164 power-domains = <&scmi_devpd 8>;
165};
166&cti3 {
167 power-domains = <&scmi_devpd 8>;
168};
169&cti4 {
170 power-domains = <&scmi_devpd 8>;
171};
172&cti5 {
173 power-domains = <&scmi_devpd 8>;
174};
175&cti_sys0 {
176 power-domains = <&scmi_devpd 8>;
177};
178&cti_sys1 {
179 power-domains = <&scmi_devpd 8>;
180};
181
182&gpu {
183 clocks = <&scmi_dvfs 2>;
184 power-domains = <&scmi_devpd 9>;
185};
186
187&mailbox {
188 compatible = "arm,mhu-doorbell", "arm,primecell";
189 #mbox-cells = <2>;
190};
191
192&smmu_etr {
193 power-domains = <&scmi_devpd 8>;
194};
195
196&smmu_gpu {
197 power-domains = <&scmi_devpd 9>;
198};
199
200&sram {
201 /delete-node/ scp-sram@0;
202 /delete-node/ scp-sram@200;
203
204 cpu_scp_lpri0: scp-sram@0 {
205 compatible = "arm,scmi-shmem";
206 reg = <0x0 0x80>;
207 };
208
209 cpu_scp_lpri1: scp-sram@80 {
210 compatible = "arm,scmi-shmem";
211 reg = <0x80 0x80>;
212 };
213
214 cpu_scp_hpri0: scp-sram@100 {
215 compatible = "arm,scmi-shmem";
216 reg = <0x100 0x80>;
217 };
218
219 cpu_scp_hpri1: scp-sram@180 {
220 compatible = "arm,scmi-shmem";
221 reg = <0x180 0x80>;
222 };
223};