Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6bb92fcf7d2fea2314d616e5e2391a8bf2b0fdfa / . / src / arm / renesas / r8a7779.dtsi
blob: 1944703cba4fc53be6a0a46fd8fb9a12137a418b [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Device Tree Source for the R-Car H1 (R8A77790) SoC
4 *
5 * Copyright (C) 2013 Renesas Solutions Corp.
6 * Copyright (C) 2013 Simon Horman
7 */
8
9#include <dt-bindings/clock/r8a7779-clock.h>
10#include <dt-bindings/interrupt-controller/arm-gic.h>
11#include <dt-bindings/interrupt-controller/irq.h>
12#include <dt-bindings/power/r8a7779-sysc.h>
13
14/ {
15 compatible = "renesas,r8a7779";
16 interrupt-parent = <&gic>;
17 #address-cells = <1>;
18 #size-cells = <1>;
19
20 cpus {
21 #address-cells = <1>;
22 #size-cells = <0>;
23
24 cpu@0 {
25 device_type = "cpu";
26 compatible = "arm,cortex-a9";
27 reg = <0>;
28 clock-frequency = <1000000000>;
29 clocks = <&cpg_clocks R8A7779_CLK_Z>;
30 };
31 cpu@1 {
32 device_type = "cpu";
33 compatible = "arm,cortex-a9";
34 reg = <1>;
35 clock-frequency = <1000000000>;
36 clocks = <&cpg_clocks R8A7779_CLK_Z>;
37 power-domains = <&sysc R8A7779_PD_ARM1>;
38 };
39 cpu@2 {
40 device_type = "cpu";
41 compatible = "arm,cortex-a9";
42 reg = <2>;
43 clock-frequency = <1000000000>;
44 clocks = <&cpg_clocks R8A7779_CLK_Z>;
45 power-domains = <&sysc R8A7779_PD_ARM2>;
46 };
47 cpu@3 {
48 device_type = "cpu";
49 compatible = "arm,cortex-a9";
50 reg = <3>;
51 clock-frequency = <1000000000>;
52 clocks = <&cpg_clocks R8A7779_CLK_Z>;
53 power-domains = <&sysc R8A7779_PD_ARM3>;
54 };
55 };
56
57 aliases {
58 spi0 = &hspi0;
59 spi1 = &hspi1;
60 spi2 = &hspi2;
61 };
62
63 gic: interrupt-controller@f0001000 {
64 compatible = "arm,cortex-a9-gic";
65 #interrupt-cells = <3>;
66 interrupt-controller;
67 reg = <0xf0001000 0x1000>,
68 <0xf0000100 0x100>;
69 };
70
71 timer@f0000200 {
72 compatible = "arm,cortex-a9-global-timer";
73 reg = <0xf0000200 0x100>;
74 interrupts = <GIC_PPI 11
75 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
76 clocks = <&cpg_clocks R8A7779_CLK_ZS>;
77 };
78
79 timer@f0000600 {
80 compatible = "arm,cortex-a9-twd-timer";
81 reg = <0xf0000600 0x20>;
82 interrupts = <GIC_PPI 13
83 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
84 clocks = <&cpg_clocks R8A7779_CLK_ZS>;
85 };
86
87 gpio0: gpio@ffc40000 {
88 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
89 reg = <0xffc40000 0x2c>;
90 interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
91 #gpio-cells = <2>;
92 gpio-controller;
93 gpio-ranges = <&pfc 0 0 32>;
94 #interrupt-cells = <2>;
95 interrupt-controller;
96 };
97
98 gpio1: gpio@ffc41000 {
99 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
100 reg = <0xffc41000 0x2c>;
101 interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
102 #gpio-cells = <2>;
103 gpio-controller;
104 gpio-ranges = <&pfc 0 32 32>;
105 #interrupt-cells = <2>;
106 interrupt-controller;
107 };
108
109 gpio2: gpio@ffc42000 {
110 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
111 reg = <0xffc42000 0x2c>;
112 interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
113 #gpio-cells = <2>;
114 gpio-controller;
115 gpio-ranges = <&pfc 0 64 32>;
116 #interrupt-cells = <2>;
117 interrupt-controller;
118 };
119
120 gpio3: gpio@ffc43000 {
121 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
122 reg = <0xffc43000 0x2c>;
123 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
124 #gpio-cells = <2>;
125 gpio-controller;
126 gpio-ranges = <&pfc 0 96 32>;
127 #interrupt-cells = <2>;
128 interrupt-controller;
129 };
130
131 gpio4: gpio@ffc44000 {
132 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
133 reg = <0xffc44000 0x2c>;
134 interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
135 #gpio-cells = <2>;
136 gpio-controller;
137 gpio-ranges = <&pfc 0 128 32>;
138 #interrupt-cells = <2>;
139 interrupt-controller;
140 };
141
142 gpio5: gpio@ffc45000 {
143 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
144 reg = <0xffc45000 0x2c>;
145 interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
146 #gpio-cells = <2>;
147 gpio-controller;
148 gpio-ranges = <&pfc 0 160 32>;
149 #interrupt-cells = <2>;
150 interrupt-controller;
151 };
152
153 gpio6: gpio@ffc46000 {
154 compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
155 reg = <0xffc46000 0x2c>;
156 interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
157 #gpio-cells = <2>;
158 gpio-controller;
159 gpio-ranges = <&pfc 0 192 9>;
160 #interrupt-cells = <2>;
161 interrupt-controller;
162 };
163
164 irqpin0: interrupt-controller@fe78001c {
165 compatible = "renesas,intc-irqpin-r8a7779", "renesas,intc-irqpin";
166 #interrupt-cells = <2>;
167 status = "disabled";
168 interrupt-controller;
169 reg = <0xfe78001c 4>,
170 <0xfe780010 4>,
171 <0xfe780024 4>,
172 <0xfe780044 4>,
173 <0xfe780064 4>,
174 <0xfe780000 4>;
175 interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
176 <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
177 <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
178 <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
179 sense-bitfield-width = <2>;
180 };
181
182 i2c0: i2c@ffc70000 {
183 #address-cells = <1>;
184 #size-cells = <0>;
185 compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
186 reg = <0xffc70000 0x1000>;
187 interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
188 clocks = <&mstp0_clks R8A7779_CLK_I2C0>;
189 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
190 status = "disabled";
191 };
192
193 i2c1: i2c@ffc71000 {
194 #address-cells = <1>;
195 #size-cells = <0>;
196 compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
197 reg = <0xffc71000 0x1000>;
198 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
199 clocks = <&mstp0_clks R8A7779_CLK_I2C1>;
200 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
201 i2c-scl-internal-delay-ns = <5>;
202 status = "disabled";
203 };
204
205 i2c2: i2c@ffc72000 {
206 #address-cells = <1>;
207 #size-cells = <0>;
208 compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
209 reg = <0xffc72000 0x1000>;
210 interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
211 clocks = <&mstp0_clks R8A7779_CLK_I2C2>;
212 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
213 i2c-scl-internal-delay-ns = <5>;
214 status = "disabled";
215 };
216
217 i2c3: i2c@ffc73000 {
218 #address-cells = <1>;
219 #size-cells = <0>;
220 compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
221 reg = <0xffc73000 0x1000>;
222 interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
223 clocks = <&mstp0_clks R8A7779_CLK_I2C3>;
224 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
225 i2c-scl-internal-delay-ns = <5>;
226 status = "disabled";
227 };
228
229 scif0: serial@ffe40000 {
230 compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
231 "renesas,scif";
232 reg = <0xffe40000 0x100>;
233 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
234 clocks = <&mstp0_clks R8A7779_CLK_SCIF0>,
235 <&cpg_clocks R8A7779_CLK_S1>, <&scif_clk>;
236 clock-names = "fck", "brg_int", "scif_clk";
237 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
238 status = "disabled";
239 };
240
241 scif1: serial@ffe41000 {
242 compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
243 "renesas,scif";
244 reg = <0xffe41000 0x100>;
245 interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
246 clocks = <&mstp0_clks R8A7779_CLK_SCIF1>,
247 <&cpg_clocks R8A7779_CLK_S1>, <&scif_clk>;
248 clock-names = "fck", "brg_int", "scif_clk";
249 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
250 status = "disabled";
251 };
252
253 scif2: serial@ffe42000 {
254 compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
255 "renesas,scif";
256 reg = <0xffe42000 0x100>;
257 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
258 clocks = <&mstp0_clks R8A7779_CLK_SCIF2>,
259 <&cpg_clocks R8A7779_CLK_S1>, <&scif_clk>;
260 clock-names = "fck", "brg_int", "scif_clk";
261 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
262 status = "disabled";
263 };
264
265 scif3: serial@ffe43000 {
266 compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
267 "renesas,scif";
268 reg = <0xffe43000 0x100>;
269 interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
270 clocks = <&mstp0_clks R8A7779_CLK_SCIF3>,
271 <&cpg_clocks R8A7779_CLK_S1>, <&scif_clk>;
272 clock-names = "fck", "brg_int", "scif_clk";
273 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
274 status = "disabled";
275 };
276
277 scif4: serial@ffe44000 {
278 compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
279 "renesas,scif";
280 reg = <0xffe44000 0x100>;
281 interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
282 clocks = <&mstp0_clks R8A7779_CLK_SCIF4>,
283 <&cpg_clocks R8A7779_CLK_S1>, <&scif_clk>;
284 clock-names = "fck", "brg_int", "scif_clk";
285 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
286 status = "disabled";
287 };
288
289 scif5: serial@ffe45000 {
290 compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
291 "renesas,scif";
292 reg = <0xffe45000 0x100>;
293 interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
294 clocks = <&mstp0_clks R8A7779_CLK_SCIF5>,
295 <&cpg_clocks R8A7779_CLK_S1>, <&scif_clk>;
296 clock-names = "fck", "brg_int", "scif_clk";
297 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
298 status = "disabled";
299 };
300
301 hscif0: serial@ffe48000 {
302 compatible = "renesas,hscif-r8a7779",
303 "renesas,rcar-gen1-hscif", "renesas,hscif";
304 reg = <0xffe48000 96>;
305 interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
306 clocks = <&mstp0_clks R8A7779_CLK_HSCIF0>,
307 <&cpg_clocks R8A7779_CLK_S>,
308 <&scif_clk>;
309 clock-names = "fck", "brg_int", "scif_clk";
310 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
311 status = "disabled";
312 };
313
314 hscif1: serial@ffe49000 {
315 compatible = "renesas,hscif-r8a7779",
316 "renesas,rcar-gen1-hscif", "renesas,hscif";
317 reg = <0xffe49000 96>;
318 interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
319 clocks = <&mstp0_clks R8A7779_CLK_HSCIF1>,
320 <&cpg_clocks R8A7779_CLK_S>,
321 <&scif_clk>;
322 clock-names = "fck", "brg_int", "scif_clk";
323 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
324 status = "disabled";
325 };
326
327 pwm0: pwm@ffe50000 {
328 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
329 reg = <0xffe50000 0x8>;
330 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
331 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
332 #pwm-cells = <2>;
333 status = "disabled";
334 };
335
336 pwm1: pwm@ffe51000 {
337 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
338 reg = <0xffe51000 0x8>;
339 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
340 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
341 #pwm-cells = <2>;
342 status = "disabled";
343 };
344
345 pwm2: pwm@ffe52000 {
346 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
347 reg = <0xffe52000 0x8>;
348 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
349 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
350 #pwm-cells = <2>;
351 status = "disabled";
352 };
353
354 pwm3: pwm@ffe53000 {
355 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
356 reg = <0xffe53000 0x8>;
357 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
358 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
359 #pwm-cells = <2>;
360 status = "disabled";
361 };
362
363 pwm4: pwm@ffe54000 {
364 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
365 reg = <0xffe54000 0x8>;
366 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
367 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
368 #pwm-cells = <2>;
369 status = "disabled";
370 };
371
372 pwm5: pwm@ffe55000 {
373 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
374 reg = <0xffe55000 0x8>;
375 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
376 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
377 #pwm-cells = <2>;
378 status = "disabled";
379 };
380
381 pwm6: pwm@ffe56000 {
382 compatible = "renesas,pwm-r8a7779", "renesas,pwm-rcar";
383 reg = <0xffe56000 0x8>;
384 clocks = <&mstp0_clks R8A7779_CLK_PWM>;
385 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
386 #pwm-cells = <2>;
387 status = "disabled";
388 };
389
390 pfc: pinctrl@fffc0000 {
391 compatible = "renesas,pfc-r8a7779";
392 reg = <0xfffc0000 0x23c>;
393 };
394
395 thermal@ffc48000 {
396 compatible = "renesas,thermal-r8a7779", "renesas,rcar-thermal";
397 reg = <0xffc48000 0x38>;
398 };
399
400 tmu0: timer@ffd80000 {
401 compatible = "renesas,tmu-r8a7779", "renesas,tmu";
402 reg = <0xffd80000 0x30>;
403 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
404 <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame^]405 <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
406 <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
407 interrupt-names = "tuni0", "tuni1", "tuni2", "ticpi2";
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]408 clocks = <&mstp0_clks R8A7779_CLK_TMU0>;
409 clock-names = "fck";
410 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
411
412 #renesas,channels = <3>;
413
414 status = "disabled";
415 };
416
417 tmu1: timer@ffd81000 {
418 compatible = "renesas,tmu-r8a7779", "renesas,tmu";
419 reg = <0xffd81000 0x30>;
420 interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
421 <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame^]422 <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
423 <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
424 interrupt-names = "tuni0", "tuni1", "tuni2", "ticpi2";
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]425 clocks = <&mstp0_clks R8A7779_CLK_TMU1>;
426 clock-names = "fck";
427 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
428
429 #renesas,channels = <3>;
430
431 status = "disabled";
432 };
433
434 tmu2: timer@ffd82000 {
435 compatible = "renesas,tmu-r8a7779", "renesas,tmu";
436 reg = <0xffd82000 0x30>;
437 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
438 <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
439 <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame^]440 interrupt-names = "tuni0", "tuni1", "tuni2";
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]441 clocks = <&mstp0_clks R8A7779_CLK_TMU2>;
442 clock-names = "fck";
443 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
444
445 #renesas,channels = <3>;
446
447 status = "disabled";
448 };
449
450 sata: sata@fc600000 {
451 compatible = "renesas,sata-r8a7779";
452 reg = <0xfc600000 0x200000>;
453 interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
454 clocks = <&mstp1_clks R8A7779_CLK_SATA>;
455 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
456 status = "disabled";
457 };
458
459 sdhi0: mmc@ffe4c000 {
460 compatible = "renesas,sdhi-r8a7779",
461 "renesas,rcar-gen1-sdhi";
462 reg = <0xffe4c000 0x100>;
463 interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
464 clocks = <&mstp3_clks R8A7779_CLK_SDHI0>;
465 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
466 status = "disabled";
467 };
468
469 sdhi1: mmc@ffe4d000 {
470 compatible = "renesas,sdhi-r8a7779",
471 "renesas,rcar-gen1-sdhi";
472 reg = <0xffe4d000 0x100>;
473 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
474 clocks = <&mstp3_clks R8A7779_CLK_SDHI1>;
475 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
476 status = "disabled";
477 };
478
479 sdhi2: mmc@ffe4e000 {
480 compatible = "renesas,sdhi-r8a7779",
481 "renesas,rcar-gen1-sdhi";
482 reg = <0xffe4e000 0x100>;
483 interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
484 clocks = <&mstp3_clks R8A7779_CLK_SDHI2>;
485 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
486 status = "disabled";
487 };
488
489 sdhi3: mmc@ffe4f000 {
490 compatible = "renesas,sdhi-r8a7779",
491 "renesas,rcar-gen1-sdhi";
492 reg = <0xffe4f000 0x100>;
493 interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
494 clocks = <&mstp3_clks R8A7779_CLK_SDHI3>;
495 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
496 status = "disabled";
497 };
498
499 hspi0: spi@fffc7000 {
500 compatible = "renesas,hspi-r8a7779", "renesas,hspi";
501 reg = <0xfffc7000 0x18>;
502 interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
503 #address-cells = <1>;
504 #size-cells = <0>;
505 clocks = <&mstp0_clks R8A7779_CLK_HSPI>;
506 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
507 status = "disabled";
508 };
509
510 hspi1: spi@fffc8000 {
511 compatible = "renesas,hspi-r8a7779", "renesas,hspi";
512 reg = <0xfffc8000 0x18>;
513 interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
514 #address-cells = <1>;
515 #size-cells = <0>;
516 clocks = <&mstp0_clks R8A7779_CLK_HSPI>;
517 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
518 status = "disabled";
519 };
520
521 hspi2: spi@fffc6000 {
522 compatible = "renesas,hspi-r8a7779", "renesas,hspi";
523 reg = <0xfffc6000 0x18>;
524 interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
525 #address-cells = <1>;
526 #size-cells = <0>;
527 clocks = <&mstp0_clks R8A7779_CLK_HSPI>;
528 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
529 status = "disabled";
530 };
531
532 du: display@fff80000 {
533 compatible = "renesas,du-r8a7779";
534 reg = <0xfff80000 0x40000>;
535 interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
536 clocks = <&mstp1_clks R8A7779_CLK_DU>;
537 clock-names = "du.0";
538 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
539 status = "disabled";
540
541 ports {
542 #address-cells = <1>;
543 #size-cells = <0>;
544
545 port@0 {
546 reg = <0>;
547 du_out_rgb0: endpoint {
548 };
549 };
550 port@1 {
551 reg = <1>;
552 du_out_rgb1: endpoint {
553 };
554 };
555 };
556 };
557
558 clocks {
559 #address-cells = <1>;
560 #size-cells = <1>;
561 ranges;
562
563 /* External root clock */
564 extal_clk: extal {
565 compatible = "fixed-clock";
566 #clock-cells = <0>;
567 /* This value must be overriden by the board. */
568 clock-frequency = <0>;
569 };
570
571 /* External SCIF clock */
572 scif_clk: scif {
573 compatible = "fixed-clock";
574 #clock-cells = <0>;
575 /* This value must be overridden by the board. */
576 clock-frequency = <0>;
577 };
578
579 /* Special CPG clocks */
580 cpg_clocks: clocks@ffc80000 {
581 compatible = "renesas,r8a7779-cpg-clocks";
582 reg = <0xffc80000 0x30>;
583 clocks = <&extal_clk>;
584 #clock-cells = <1>;
585 clock-output-names = "plla", "z", "zs", "s",
586 "s1", "p", "b", "out";
587 #power-domain-cells = <0>;
588 };
589
590 /* Fixed factor clocks */
591 i_clk: i {
592 compatible = "fixed-factor-clock";
593 clocks = <&cpg_clocks R8A7779_CLK_PLLA>;
594 #clock-cells = <0>;
595 clock-div = <2>;
596 clock-mult = <1>;
597 };
598 s3_clk: s3 {
599 compatible = "fixed-factor-clock";
600 clocks = <&cpg_clocks R8A7779_CLK_PLLA>;
601 #clock-cells = <0>;
602 clock-div = <8>;
603 clock-mult = <1>;
604 };
605 s4_clk: s4 {
606 compatible = "fixed-factor-clock";
607 clocks = <&cpg_clocks R8A7779_CLK_PLLA>;
608 #clock-cells = <0>;
609 clock-div = <16>;
610 clock-mult = <1>;
611 };
612 g_clk: g {
613 compatible = "fixed-factor-clock";
614 clocks = <&cpg_clocks R8A7779_CLK_PLLA>;
615 #clock-cells = <0>;
616 clock-div = <24>;
617 clock-mult = <1>;
618 };
619
620 /* Gate clocks */
621 mstp0_clks: clocks@ffc80030 {
622 compatible = "renesas,r8a7779-mstp-clocks",
623 "renesas,cpg-mstp-clocks";
624 reg = <0xffc80030 4>;
625 clocks = <&cpg_clocks R8A7779_CLK_P>,
626 <&cpg_clocks R8A7779_CLK_S>,
627 <&cpg_clocks R8A7779_CLK_P>,
628 <&cpg_clocks R8A7779_CLK_P>,
629 <&cpg_clocks R8A7779_CLK_P>,
630 <&cpg_clocks R8A7779_CLK_S>,
631 <&cpg_clocks R8A7779_CLK_S>,
632 <&cpg_clocks R8A7779_CLK_P>,
633 <&cpg_clocks R8A7779_CLK_P>,
634 <&cpg_clocks R8A7779_CLK_P>,
635 <&cpg_clocks R8A7779_CLK_P>,
636 <&cpg_clocks R8A7779_CLK_P>,
637 <&cpg_clocks R8A7779_CLK_P>,
638 <&cpg_clocks R8A7779_CLK_P>,
639 <&cpg_clocks R8A7779_CLK_P>,
640 <&cpg_clocks R8A7779_CLK_P>,
641 <&cpg_clocks R8A7779_CLK_P>;
642 #clock-cells = <1>;
643 clock-indices = <
644 R8A7779_CLK_PWM R8A7779_CLK_HSPI
645 R8A7779_CLK_TMU2 R8A7779_CLK_TMU1
646 R8A7779_CLK_TMU0 R8A7779_CLK_HSCIF1
647 R8A7779_CLK_HSCIF0 R8A7779_CLK_SCIF5
648 R8A7779_CLK_SCIF4 R8A7779_CLK_SCIF3
649 R8A7779_CLK_SCIF2 R8A7779_CLK_SCIF1
650 R8A7779_CLK_SCIF0 R8A7779_CLK_I2C3
651 R8A7779_CLK_I2C2 R8A7779_CLK_I2C1
652 R8A7779_CLK_I2C0
653 >;
654 clock-output-names =
655 "pwm", "hspi", "tmu2", "tmu1", "tmu0",
656 "hscif1", "hscif0", "scif5", "scif4", "scif3",
657 "scif2", "scif1", "scif0", "i2c3", "i2c2",
658 "i2c1", "i2c0";
659 };
660 mstp1_clks: clocks@ffc80034 {
661 compatible = "renesas,r8a7779-mstp-clocks",
662 "renesas,cpg-mstp-clocks";
663 reg = <0xffc80034 4>, <0xffc80044 4>;
664 clocks = <&cpg_clocks R8A7779_CLK_P>,
665 <&cpg_clocks R8A7779_CLK_P>,
666 <&cpg_clocks R8A7779_CLK_S>,
667 <&cpg_clocks R8A7779_CLK_S>,
668 <&cpg_clocks R8A7779_CLK_S>,
669 <&cpg_clocks R8A7779_CLK_S>,
670 <&cpg_clocks R8A7779_CLK_P>,
671 <&cpg_clocks R8A7779_CLK_P>,
672 <&cpg_clocks R8A7779_CLK_P>,
673 <&cpg_clocks R8A7779_CLK_S>;
674 #clock-cells = <1>;
675 clock-indices = <
676 R8A7779_CLK_USB01 R8A7779_CLK_USB2
677 R8A7779_CLK_DU R8A7779_CLK_VIN2
678 R8A7779_CLK_VIN1 R8A7779_CLK_VIN0
679 R8A7779_CLK_ETHER R8A7779_CLK_SATA
680 R8A7779_CLK_PCIE R8A7779_CLK_VIN3
681 >;
682 clock-output-names =
683 "usb01", "usb2",
684 "du", "vin2",
685 "vin1", "vin0",
686 "ether", "sata",
687 "pcie", "vin3";
688 };
689 mstp3_clks: clocks@ffc8003c {
690 compatible = "renesas,r8a7779-mstp-clocks",
691 "renesas,cpg-mstp-clocks";
692 reg = <0xffc8003c 4>;
693 clocks = <&s4_clk>, <&s4_clk>, <&s4_clk>, <&s4_clk>,
694 <&s4_clk>, <&s4_clk>;
695 #clock-cells = <1>;
696 clock-indices = <
697 R8A7779_CLK_SDHI3 R8A7779_CLK_SDHI2
698 R8A7779_CLK_SDHI1 R8A7779_CLK_SDHI0
699 R8A7779_CLK_MMC1 R8A7779_CLK_MMC0
700 >;
701 clock-output-names =
702 "sdhi3", "sdhi2", "sdhi1", "sdhi0",
703 "mmc1", "mmc0";
704 };
705 };
706
707 lbsc: lbsc {
708 compatible = "simple-bus";
709 #address-cells = <1>;
710 #size-cells = <1>;
711 ranges = <0 0 0x1c000000>;
712 };
713
714 prr: chipid@ff000044 {
715 compatible = "renesas,prr";
716 reg = <0xff000044 4>;
717 };
718
719 rst: reset-controller@ffcc0000 {
720 compatible = "renesas,r8a7779-reset-wdt";
721 reg = <0xffcc0000 0x48>;
722 };
723
724 sysc: system-controller@ffd85000 {
725 compatible = "renesas,r8a7779-sysc";
726 reg = <0xffd85000 0x0200>;
727 #power-domain-cells = <1>;
728 };
729};