Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6bb8f55ae89ab1e245b84d6a96a85dc7813719f9 / . / configs / socfpga_de0_nano_soc_defconfig
blob: 0bb9121c262ee677d4d164d1bd5087c2bf0682b7 [file] [log] [blame]
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
Masahiro Yamada75794f92016-09-19 21:40:26 +0900[diff] [blame]3CONFIG_SYS_MALLOC_F_LEN=0x2000
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]4CONFIG_TARGET_SOCFPGA_TERASIC_DE0_NANO=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]5CONFIG_SPL_STACK_R_ADDR=0x00800000
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_de0_nano_soc"
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]7CONFIG_FIT=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]8CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glassac3ee422016-10-17 20:12:59 -0600[diff] [blame]9CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
Simon Glass217652f2016-10-17 20:12:58 -0600[diff] [blame]10CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]11CONFIG_DEFAULT_FDT_FILE="socfpga_cyclone5_de0_nano_soc.dtb"
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]12CONFIG_VERSION_VARIABLE=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]13# CONFIG_DISPLAY_BOARDINFO is not set
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]14CONFIG_SPL=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]15CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]16CONFIG_SPL_STACK_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]17CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]18CONFIG_CMD_BOOTZ=y
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]19# CONFIG_CMD_IMLS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]20CONFIG_CMD_ASKENV=y
21CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]22CONFIG_CMD_DFU=y
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]23# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]24CONFIG_CMD_GPIO=y
25CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]27CONFIG_CMD_SF=y
28CONFIG_CMD_SPI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]29CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_USB_MASS_STORAGE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]31CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]32CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]33CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]34CONFIG_CMD_CACHE=y
35CONFIG_CMD_EXT4=y
36CONFIG_CMD_EXT4_WRITE=y
37CONFIG_CMD_FAT=y
38CONFIG_CMD_FS_GENERIC=y
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]39CONFIG_CMD_UBI=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_MMC=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]41CONFIG_SPL_DM=y
Tom Rini265c7da2016-09-19 13:31:30 -0400[diff] [blame]42CONFIG_DFU_MMC=y
Tien Fong Cheecde42192017-07-26 13:05:40 +0800[diff] [blame]43CONFIG_FPGA_SOCFPGA=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]44CONFIG_DM_GPIO=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]45CONFIG_DWAPB_GPIO=y
Stefan Roese78077b62016-04-28 09:47:18 +0200[diff] [blame]46CONFIG_SYS_I2C_DW=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]47CONFIG_DM_MMC=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]48CONFIG_MMC_DW=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]49CONFIG_PHY_MICREL=y
50CONFIG_PHY_MICREL_KSZ90X1=y
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]51CONFIG_DM_ETH=y
Dinh Nguyenc3364da2015-09-01 17:41:52 -0500[diff] [blame]52CONFIG_ETH_DESIGNWARE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]53CONFIG_SYS_NS16550=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]54CONFIG_CADENCE_QSPI=y
55CONFIG_DESIGNWARE_SPI=y
Marek Vasut8ece8b62015-12-05 19:24:22 +0100[diff] [blame]56CONFIG_USB=y
57CONFIG_DM_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]58CONFIG_USB_DWC2=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]59CONFIG_USB_STORAGE=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]60CONFIG_USB_GADGET=y
Sam Protsenkob4a0bf72016-04-13 14:20:25 +0300[diff] [blame]61CONFIG_USB_GADGET_DWC2_OTG=y
Sam Protsenko4d2439d2016-04-13 14:20:26 +0300[diff] [blame]62CONFIG_USB_GADGET_DOWNLOAD=y
Sam Protsenkob706ffd2016-04-13 14:20:30 +0300[diff] [blame]63CONFIG_G_DNL_MANUFACTURER="terasic"
64CONFIG_G_DNL_VENDOR_NUM=0x0525
65CONFIG_G_DNL_PRODUCT_NUM=0xa4a5
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]66CONFIG_USE_TINY_PRINTF=y