blob: 6f12c8ddc01363a1593630f99ee2aa8a4505ab09 [file] [log] [blame]
wdenk0f8c9762002-08-19 11:57:05 +00001/*
2 * (C) Copyright 2001
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
wdenkda55c6e2004-01-20 23:12:12 +000015 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
wdenk0f8c9762002-08-19 11:57:05 +000016 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_IOP480 1 /* This is a IOP480 CPU */
wdenkda55c6e2004-01-20 23:12:12 +000037#define CONFIG_ADCIOP 1 /* ...on a ADCIOP board */
wdenk0f8c9762002-08-19 11:57:05 +000038
Wolfgang Denk291ba1b2010-10-06 09:05:45 +020039#define CONFIG_SYS_TEXT_BASE 0xFFFD0000
40
wdenkda55c6e2004-01-20 23:12:12 +000041#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
wdenk0f8c9762002-08-19 11:57:05 +000042
wdenkda55c6e2004-01-20 23:12:12 +000043#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
wdenk0f8c9762002-08-19 11:57:05 +000044
wdenkda55c6e2004-01-20 23:12:12 +000045#define CONFIG_CPUCLOCK 66
46#define CONFIG_BUSCLOCK (CONFIG_CPUCLOCK)
wdenk0f8c9762002-08-19 11:57:05 +000047
wdenkda55c6e2004-01-20 23:12:12 +000048#define CONFIG_BAUDRATE 9600
wdenk0f8c9762002-08-19 11:57:05 +000049#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
50#define CONFIG_BOOTCOMMAND "bootm ffc00000" /* autoboot command */
51
wdenkda55c6e2004-01-20 23:12:12 +000052#undef CONFIG_BOOTARGS
wdenk0f8c9762002-08-19 11:57:05 +000053
54#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020055#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
wdenk0f8c9762002-08-19 11:57:05 +000056
57#undef CONFIG_WATCHDOG /* watchdog disabled */
58
wdenkda55c6e2004-01-20 23:12:12 +000059#define CONFIG_PHY_ADDR 0 /* PHY address */
wdenk0f8c9762002-08-19 11:57:05 +000060
61#define CONFIG_IPADDR 10.0.18.222
62#define CONFIG_SERVERIP 10.0.18.190
63
Jon Loeligerf5709d12007-07-10 09:02:57 -050064
65/*
66 * BOOTP options
67 */
68#define CONFIG_BOOTP_BOOTFILESIZE
69#define CONFIG_BOOTP_BOOTPATH
70#define CONFIG_BOOTP_GATEWAY
71#define CONFIG_BOOTP_HOSTNAME
72
Jon Loeligerea240f42007-07-05 19:13:52 -050073/*
74 * Command line configuration.
75 */
76#include <config_cmd_default.h>
77
78#define CONFIG_CMD_DHCP
79#define CONFIG_CMD_IRQ
80#define CONFIG_CMD_ELF
81#define CONFIG_CMD_ASKENV
wdenk0f8c9762002-08-19 11:57:05 +000082
wdenk0f8c9762002-08-19 11:57:05 +000083
84/*
85 * Miscellaneous configurable options
86 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020087#define CONFIG_SYS_LONGHELP /* undef to save memory */
88#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligerea240f42007-07-05 19:13:52 -050089#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020090#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk0f8c9762002-08-19 11:57:05 +000091#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020092#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk0f8c9762002-08-19 11:57:05 +000093#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020094#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
95#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
96#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk0f8c9762002-08-19 11:57:05 +000097
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020098#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
wdenk0f8c9762002-08-19 11:57:05 +000099
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200100#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
101#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenk0f8c9762002-08-19 11:57:05 +0000102
103/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200104#define CONFIG_SYS_BAUDRATE_TABLE \
wdenk57b2d802003-06-27 21:31:46 +0000105 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200 }
wdenk0f8c9762002-08-19 11:57:05 +0000106
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200107#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenk0f8c9762002-08-19 11:57:05 +0000108
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200109#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk0f8c9762002-08-19 11:57:05 +0000110
111#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
112
113/*-----------------------------------------------------------------------
114 * Definitions for initial stack pointer and data area (in DPRAM)
115 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200116#define CONFIG_SYS_INIT_RAM_ADDR 0x00df0000 /* inside of SDRAM */
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200117#define CONFIG_SYS_INIT_RAM_SIZE 0x0f00 /* Size of used area in RAM */
Wolfgang Denk0191e472010-10-26 14:34:52 +0200118#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200119#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk0f8c9762002-08-19 11:57:05 +0000120
121/*-----------------------------------------------------------------------
122 * Start addresses for the final memory configuration
123 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200124 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk0f8c9762002-08-19 11:57:05 +0000125 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200126#define CONFIG_SYS_SDRAM_BASE 0x00000000
127#define CONFIG_SYS_FLASH_BASE 0xFFFD0000
128#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
129#define CONFIG_SYS_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
130#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenk0f8c9762002-08-19 11:57:05 +0000131
132/*
133 * For booting Linux, the board info and command line data
134 * have to be in the first 8 MB of memory, since this is
135 * the maximum mapped by the Linux kernel during initialization.
136 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200137#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk0f8c9762002-08-19 11:57:05 +0000138/*-----------------------------------------------------------------------
139 * FLASH organization
140 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200141#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
142#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
wdenk0f8c9762002-08-19 11:57:05 +0000143
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200144#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
145#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenk0f8c9762002-08-19 11:57:05 +0000146
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200147#define CONFIG_SYS_FLASH_WORD_SIZE unsigned char /* flash word size (width) */
148#define CONFIG_SYS_FLASH_ADDR0 0x0AA9 /* 1st address for flash config cycles */
149#define CONFIG_SYS_FLASH_ADDR1 0x0556 /* 2nd address for flash config cycles */
wdenk0f8c9762002-08-19 11:57:05 +0000150/*
151 * The following defines are added for buggy IOP480 byte interface.
152 * All other boards should use the standard values (CPCI405 etc.)
153 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200154#define CONFIG_SYS_FLASH_READ0 0x0002 /* 0 is standard */
155#define CONFIG_SYS_FLASH_READ1 0x0000 /* 1 is standard */
156#define CONFIG_SYS_FLASH_READ2 0x0004 /* 2 is standard */
wdenk0f8c9762002-08-19 11:57:05 +0000157
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenk0f8c9762002-08-19 11:57:05 +0000159
160#if 1 /* Use NVRAM for environment variables */
161/*-----------------------------------------------------------------------
162 * NVRAM organization
163 */
Jean-Christophe PLAGNIOL-VILLARDfdb79c32008-09-10 22:47:59 +0200164#define CONFIG_ENV_IS_IN_NVRAM 1 /* use NVRAM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200165#define CONFIG_SYS_NVRAM_BASE_ADDR 0x10000000 /* NVRAM base address */
166#define CONFIG_SYS_NVRAM_SIZE (32*1024) /* NVRAM size */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200167#define CONFIG_ENV_SIZE 0x0400 /* Size of Environment vars */
168#define CONFIG_ENV_ADDR \
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200169 (CONFIG_SYS_NVRAM_BASE_ADDR+CONFIG_SYS_NVRAM_SIZE-CONFIG_ENV_SIZE) /* Env */
170#define CONFIG_SYS_VXWORKS_MAC_PTR (CONFIG_SYS_NVRAM_BASE_ADDR+0x7800) /* VxWorks eth-addr*/
wdenk0f8c9762002-08-19 11:57:05 +0000171
172#else /* Use FLASH for environment variables */
173
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200174#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200175#define CONFIG_ENV_OFFSET 0x00010000 /* Offset of Environment Sector */
176#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
wdenk0f8c9762002-08-19 11:57:05 +0000177
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200178#define CONFIG_ENV_SECT_SIZE 0x8000 /* see README - env sector total size */
wdenk0f8c9762002-08-19 11:57:05 +0000179
180#endif
181
182/*-----------------------------------------------------------------------
183 * PCI stuff
184 */
185#define CONFIG_PCI /* include pci support */
186#undef CONFIG_PCI_PNP
187
wdenkda55c6e2004-01-20 23:12:12 +0000188#define CONFIG_NET_MULTI /* Multi ethernet cards support */
wdenk0f8c9762002-08-19 11:57:05 +0000189
190#define CONFIG_TULIP
191
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200192#define CONFIG_SYS_ETH_DEV_FN 0x0000
193#define CONFIG_SYS_ETH_IOBASE 0x0fff0000
wdenk0f8c9762002-08-19 11:57:05 +0000194
wdenk0f8c9762002-08-19 11:57:05 +0000195/*
196 * Init Memory Controller:
197 *
198 * BR0/1 and OR0/1 (FLASH)
199 */
200
201#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
202#define FLASH_BASE1_PRELIM 0xFFE00000 /* FLASH bank #1 */
203
wdenk0f8c9762002-08-19 11:57:05 +0000204#endif /* __CONFIG_H */