blob: b720cdd15ed6e806a772935bfcb45d7b29756625 [file] [log] [blame]
Tom Rini6b642ac2024-10-01 12:20:28 -06001// SPDX-License-Identifier: GPL-2.0 OR MIT
2/*
3 * Copyright (C) 2024 Henry Bell <dmoo_dv@protonmail.com>
4 */
5
6/dts-v1/;
7#include "jh7110-common.dtsi"
8
9/ {
10 model = "Pine64 Star64";
11 compatible = "pine64,star64", "starfive,jh7110";
12 aliases {
13 ethernet1 = &gmac1;
14 };
15};
16
17&gmac0 {
18 starfive,tx-use-rgmii-clk;
19 assigned-clocks = <&aoncrg JH7110_AONCLK_GMAC0_TX>;
20 assigned-clock-parents = <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>;
21};
22
23&gmac1 {
24 phy-handle = <&phy1>;
25 phy-mode = "rgmii-id";
26 starfive,tx-use-rgmii-clk;
27 assigned-clocks = <&syscrg JH7110_SYSCLK_GMAC1_TX>;
28 assigned-clock-parents = <&syscrg JH7110_SYSCLK_GMAC1_RMII_RTX>;
29 status = "okay";
30
31 mdio {
32 #address-cells = <1>;
33 #size-cells = <0>;
34 compatible = "snps,dwmac-mdio";
35
36 phy1: ethernet-phy@1 {
37 reg = <1>;
38 };
39 };
40};
41
42&pcie1 {
43 status = "okay";
44};
45
46&phy0 {
47 rx-internal-delay-ps = <1900>;
48 tx-internal-delay-ps = <1500>;
49 motorcomm,rx-clk-drv-microamp = <2910>;
50 motorcomm,rx-data-drv-microamp = <2910>;
51 motorcomm,tx-clk-adj-enabled;
52 motorcomm,tx-clk-10-inverted;
53 motorcomm,tx-clk-100-inverted;
54 motorcomm,tx-clk-1000-inverted;
55};
56
57&phy1 {
58 rx-internal-delay-ps = <0>;
59 tx-internal-delay-ps = <300>;
60 motorcomm,rx-clk-drv-microamp = <2910>;
61 motorcomm,rx-data-drv-microamp = <2910>;
62 motorcomm,tx-clk-adj-enabled;
63 motorcomm,tx-clk-10-inverted;
64 motorcomm,tx-clk-100-inverted;
65};