Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6af14293e39aa6b59ead685977c3f0a3eb6008e5 / . / configs / kontron_sl28_defconfig
blob: 3895cfc3f1af0e5088065d3586b9ee010f8160db [file] [log] [blame]
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_SL28=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x202000
4CONFIG_SYS_MALLOC_F_LEN=0x4000
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
8CONFIG_ENV_SIZE=0x2000
9CONFIG_ENV_OFFSET=0x3e0000
10CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1028a-kontron-sl28"
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x18010000
13CONFIG_SYS_FSL_SDHC_CLK_DIV=1
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]14CONFIG_SPL_SERIAL=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]15CONFIG_SPL_SIZE_LIMIT=0x20000
16CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x0
17CONFIG_SPL=y
18CONFIG_ENV_OFFSET_REDUND=0x3f0000
19CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]20CONFIG_SPL_SPI=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]21# CONFIG_PSCI_RESET is not set
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]22CONFIG_AHCI=y
23CONFIG_DISTRO_DEFAULTS=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x82000000
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]25CONFIG_MP=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]26CONFIG_FIT=y
27CONFIG_SPL_LOAD_FIT=y
28# CONFIG_USE_SPL_FIT_GENERATOR is not set
29CONFIG_OF_BOARD_SETUP=y
30CONFIG_OF_STDOUT_VIA_ALIAS=y
31CONFIG_BOOTDELAY=10
32CONFIG_USE_BOOTARGS=y
33CONFIG_BOARD_LATE_INIT=y
34CONFIG_PCI_INIT_R=y
35CONFIG_SPL_BOARD_INIT=y
36CONFIG_SPL_SEPARATE_BSS=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]37CONFIG_SPL_MPC8XXX_INIT_DDR=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]38CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]39CONFIG_SYS_SPI_U_BOOT_OFFS=0x230000
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]40CONFIG_CMD_ASKENV=y
41CONFIG_CMD_GREPENV=y
42CONFIG_CMD_NVEDIT_EFI=y
Michael Wallee449f352021-10-15 15:15:25 +0200[diff] [blame]43CONFIG_CMD_DFU=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]44CONFIG_CMD_DM=y
45CONFIG_CMD_GPT=y
46CONFIG_CMD_I2C=y
47CONFIG_CMD_MMC=y
48CONFIG_CMD_PCI=y
49CONFIG_CMD_USB=y
Michael Wallee449f352021-10-15 15:15:25 +0200[diff] [blame]50CONFIG_CMD_USB_MASS_STORAGE=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]51CONFIG_CMD_CACHE=y
52CONFIG_CMD_EFIDEBUG=y
53CONFIG_CMD_RNG=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]54CONFIG_OF_CONTROL=y
55CONFIG_SPL_OF_CONTROL=y
56CONFIG_OF_LIST=""
57CONFIG_ENV_OVERWRITE=y
58CONFIG_ENV_IS_IN_SPI_FLASH=y
59CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
60CONFIG_NET_RANDOM_ETHADDR=y
61CONFIG_NETCONSOLE=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]62CONFIG_SPL_DM_SEQ_ALIAS=y
63CONFIG_SCSI_AHCI=y
Michael Walle101410e2021-01-08 00:08:59 +0100[diff] [blame]64CONFIG_SATA_CEVA=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]65CONFIG_FSL_CAAM=y
66CONFIG_SYS_FSL_DDR3=y
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]67CONFIG_DDR_ECC=y
68CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Michael Walle0b132092021-11-09 14:48:51 +0530[diff] [blame]69CONFIG_DFU_MMC=y
70CONFIG_DFU_SF=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]71CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]72CONFIG_I2C_MUX=y
Michael Walle44804c02021-03-17 15:01:38 +0100[diff] [blame]73CONFIG_MMC_HS400_SUPPORT=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]74CONFIG_FSL_ESDHC=y
75CONFIG_FSL_ESDHC_SUPPORT_ADMA2=y
Michael Walle2fcd04d2020-12-09 10:53:26 +0100[diff] [blame]76# CONFIG_SPI_FLASH_UNLOCK_ALL is not set
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]77CONFIG_SPI_FLASH_WINBOND=y
78# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
79CONFIG_PHYLIB=y
80CONFIG_PHY_ATHEROS=y
Tom Rinib1607c82021-03-02 09:36:23 -0500[diff] [blame]81CONFIG_PHY_FIXED=y
Tom Rinib1607c82021-03-02 09:36:23 -0500[diff] [blame]82CONFIG_DM_DSA=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]83CONFIG_PHY_GIGE=y
84CONFIG_E1000=y
Alex Margineane068a482021-01-25 14:23:57 +0200[diff] [blame]85CONFIG_MSCC_FELIX_SWITCH=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]86CONFIG_NVME=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]87CONFIG_PCIE_ECAM_GENERIC=y
88CONFIG_PCIE_LAYERSCAPE_RC=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]89CONFIG_RTC_RV8803=y
90CONFIG_SCSI=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]91CONFIG_SYS_NS16550=y
92CONFIG_SPI=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]93CONFIG_FSL_DSPI=y
94CONFIG_NXP_FSPI=y
95CONFIG_USB=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]96# CONFIG_SPL_DM_USB is not set
Michael Wallee449f352021-10-15 15:15:25 +0200[diff] [blame]97CONFIG_DM_USB_GADGET=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]98CONFIG_USB_XHCI_HCD=y
Michael Wallef55d4cc2021-10-15 15:15:24 +0200[diff] [blame]99# CONFIG_USB_XHCI_FSL is not set
100CONFIG_USB_DWC3=y
101CONFIG_USB_DWC3_LAYERSCAPE=y
Michael Wallee449f352021-10-15 15:15:25 +0200[diff] [blame]102CONFIG_USB_GADGET=y
103CONFIG_USB_GADGET_DOWNLOAD=y
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]104CONFIG_OF_LIBFDT_ASSUME_MASK=0x0
105CONFIG_OF_LIBFDT_OVERLAY=y
Michael Walle54700a22021-09-29 13:39:09 +0200[diff] [blame]106CONFIG_EFI_SET_TIME=y
Michael Walle0b132092021-11-09 14:48:51 +0530[diff] [blame]107CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y
108CONFIG_EFI_CAPSULE_ON_DISK=y
109CONFIG_EFI_IGNORE_OSINDICATIONS=y
110CONFIG_EFI_CAPSULE_FIRMWARE_FIT=y