blob: 51b88a485b6ec6007ab5840e9a8fbccf72a9216a [file] [log] [blame]
Boris BREZILLON7832bf32015-03-04 13:13:05 +01001/*
2 * Copyright (C) 2013 Seco S.r.l
3 *
4 * Configuration settings for the Seco Boards.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#include "mx6_common.h"
Boris BREZILLON7832bf32015-03-04 13:13:05 +010013
Boris BREZILLON7832bf32015-03-04 13:13:05 +010014#define CONFIG_BOARD_REVISION_TAG
15
16/* Size of malloc() pool */
17#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
18
19#define CONFIG_BOARD_EARLY_INIT_F
Boris BREZILLON7832bf32015-03-04 13:13:05 +010020
21#define CONFIG_MXC_UART
22#define CONFIG_MXC_UART_BASE UART2_BASE
23
Boris BREZILLON7832bf32015-03-04 13:13:05 +010024/* Command definition */
Boris BREZILLON7832bf32015-03-04 13:13:05 +010025#define CONFIG_CMD_BMODE
Boris BREZILLON7832bf32015-03-04 13:13:05 +010026
Boris BREZILLON7832bf32015-03-04 13:13:05 +010027#define CONFIG_SYS_MEMTEST_START 0x10000000
28#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 500 * SZ_1M)
Boris BREZILLON7832bf32015-03-04 13:13:05 +010029
30/* MMC Configuration */
Boris BREZILLON7832bf32015-03-04 13:13:05 +010031#define CONFIG_SYS_FSL_USDHC_NUM 2
32#define CONFIG_SYS_FSL_ESDHC_ADDR 0
33
Boris BREZILLON7832bf32015-03-04 13:13:05 +010034/* Ethernet Configuration */
Boris BREZILLON7832bf32015-03-04 13:13:05 +010035#define CONFIG_FEC_MXC
36#define CONFIG_MII
37#define IMX_FEC_BASE ENET_BASE_ADDR
38#define CONFIG_FEC_XCV_TYPE RGMII
39#define CONFIG_ETHPRIME "FEC"
40#define CONFIG_FEC_MXC_PHYADDR 6
41#define CONFIG_PHYLIB
42#define CONFIG_PHY_MICREL
43
44#define CONFIG_EXTRA_ENV_SETTINGS \
45 "netdev=eth0\0" \
46 "ethprime=FEC0\0" \
47 "netdev=eth0\0" \
48 "ethprime=FEC0\0" \
49 "uboot=u-boot.bin\0" \
50 "kernel=uImage\0" \
51 "nfsroot=/opt/eldk/arm\0" \
52 "ip_local=10.0.0.5::10.0.0.1:255.255.255.0::eth0:off\0" \
53 "ip_server=10.0.0.1\0" \
54 "nfs_path=/targetfs \0" \
55 "memory=mem=1024M\0" \
56 "bootdev=mmc dev 0; ext2load mmc 0:1\0" \
57 "root=root=/dev/mmcblk0p1\0" \
58 "option=rootwait rw fixrtc rootflags=barrier=1\0" \
59 "cpu_freq=arm_freq=996\0" \
60 "setbootargs=setenv bootargs console=ttymxc1,115200 ${root}" \
61 " ${option} ${memory} ${cpu_freq}\0" \
62 "setbootargs_nfs=setenv bootargs console=ttymxc1,115200" \
63 " root=/dev/nfs nfsroot=${ip_server}:${nfs_path}" \
64 " nolock,wsize=4096,rsize=4096 ip=:::::eth0:dhcp" \
65 " ${memory} ${cpu_freq}\0" \
66 "setbootdev=setenv boot_dev ${bootdev} 10800000 /boot/uImage\0" \
67 "bootcmd=run setbootargs; run setbootdev; run boot_dev;" \
68 " bootm 0x10800000\0" \
69 "stdin=serial\0" \
70 "stdout=serial\0" \
71 "stderr=serial\0"
72
Boris BREZILLON7832bf32015-03-04 13:13:05 +010073/* Print Buffer Size */
74#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
75 sizeof(CONFIG_SYS_PROMPT) + 16)
Boris BREZILLON7832bf32015-03-04 13:13:05 +010076
Boris BREZILLON7832bf32015-03-04 13:13:05 +010077#define CONFIG_SYS_HZ 1000
78
Boris BREZILLON7832bf32015-03-04 13:13:05 +010079/* Physical Memory Map */
80#define CONFIG_NR_DRAM_BANKS 1
81#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
82#define PHYS_SDRAM_SIZE (2u * 1024 * 1024 * 1024)
83
84#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
85#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
86#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
87
88#define CONFIG_SYS_INIT_SP_OFFSET \
89 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
90#define CONFIG_SYS_INIT_SP_ADDR \
91 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
92
Peter Robinson4b671502015-05-22 17:30:45 +010093/* Environment organization */
Boris BREZILLON7832bf32015-03-04 13:13:05 +010094#define CONFIG_ENV_SIZE (8 * 1024)
95
96#if defined(CONFIG_ENV_IS_IN_MMC)
97 #define CONFIG_ENV_OFFSET (6 * 128 * 1024)
98 #define CONFIG_SYS_MMC_ENV_DEV 0
99 #define CONFIG_DYNAMIC_MMC_DEVNO
100#endif
101
Boris BREZILLON7832bf32015-03-04 13:13:05 +0100102#endif /* __CONFIG_H */