Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6a6b4f55cdb4e0fa9463bf623568cea65d823d97 / . / configs / khadas-edge-rk3399_defconfig
blob: 9f13cbf583988d7ac0dd8e0ff270d47d187dae6e [file] [log] [blame]
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]5CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]6CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="rk3399-khadas-edge"
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_ROCKCHIP_RK3399=y
Kever Yang1b662092020-02-19 17:51:07 +0800[diff] [blame]9CONFIG_TARGET_EVB_RK3399=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xFF1A0000
11CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]12CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]13CONFIG_DEBUG_UART=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]14CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-khadas-edge.dtb"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]15CONFIG_SYS_PBSIZE=1048
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]16CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]17CONFIG_SPL_MAX_SIZE=0x2e000
18CONFIG_SPL_PAD_TO=0x7f8000
Kever Yang20673542019-08-20 11:47:02 +0800[diff] [blame]19# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Quentin Schulz95edee72023-06-21 18:02:52 +0200[diff] [blame]20CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]21CONFIG_TPL=y
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]22CONFIG_SYS_PROMPT="kedge# "
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]23CONFIG_CMD_BOOTZ=y
24CONFIG_CMD_GPT=y
25CONFIG_CMD_MMC=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]26CONFIG_CMD_USB=y
27# CONFIG_CMD_SETEXPR is not set
28CONFIG_CMD_TIME=y
29CONFIG_SPL_OF_CONTROL=y
Jonas Karlman6a6b4f52024-04-30 15:30:24 +0000[diff] [blame^]30CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]31CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]32CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]33CONFIG_ROCKCHIP_GPIO=y
34CONFIG_SYS_I2C_ROCKCHIP=y
35CONFIG_MMC_DW=y
36CONFIG_MMC_DW_ROCKCHIP=y
37CONFIG_MMC_SDHCI=y
38CONFIG_MMC_SDHCI_ROCKCHIP=y
39CONFIG_PHY_REALTEK=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]40CONFIG_ETH_DESIGNWARE=y
41CONFIG_GMAC_ROCKCHIP=y
42CONFIG_PMIC_RK8XX=y
43CONFIG_REGULATOR_PWM=y
44CONFIG_REGULATOR_RK8XX=y
45CONFIG_PWM_ROCKCHIP=y
Jagan Teki2da26d72022-12-14 23:20:48 +0530[diff] [blame]46CONFIG_RAM_ROCKCHIP_LPDDR4=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]47CONFIG_BAUDRATE=1500000
48CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]49CONFIG_SYS_NS16550_MEM32=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]50CONFIG_SYSRESET=y
51CONFIG_USB=y
52CONFIG_USB_XHCI_HCD=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]53CONFIG_USB_EHCI_HCD=y
54CONFIG_USB_EHCI_GENERIC=y
Artem Lapkin3227ecb2021-06-07 11:45:05 +0800[diff] [blame]55CONFIG_USB_OHCI_HCD=y
56CONFIG_USB_OHCI_GENERIC=y
Jonas Karlmanac8d1572023-11-12 17:48:57 +0000[diff] [blame]57CONFIG_USB_DWC3=y
58CONFIG_USB_DWC3_GENERIC=y
Nick Xieaa09b3b2019-07-30 11:51:14 +0800[diff] [blame]59CONFIG_USB_HOST_ETHER=y
60CONFIG_USB_ETHER_ASIX=y
61CONFIG_USB_ETHER_ASIX88179=y
62CONFIG_USB_ETHER_MCS7830=y
63CONFIG_USB_ETHER_RTL8152=y
64CONFIG_USB_ETHER_SMSC95XX=y
65CONFIG_SPL_TINY_MEMSET=y
66CONFIG_ERRNO_STR=y