blob: 3cdd4937684e54b8e830f4d192f5122b12988164 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Shengzhou Liu07886942013-11-22 17:39:11 +08002/*
3 * Copyright 2008-2012 Freescale Semiconductor, Inc.
4 *
5 * (C) Copyright 2000
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
Shengzhou Liu07886942013-11-22 17:39:11 +08007 */
8
9#include <common.h>
10#include <asm/fsl_law.h>
11#include <asm/mmu.h>
12
13struct law_entry law_table[] = {
Tom Rini6a5dccc2022-11-16 13:10:41 -050014 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
15#ifdef CFG_SYS_BMAN_MEM_PHYS
16 SET_LAW(CFG_SYS_BMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_BMAN),
Shengzhou Liu07886942013-11-22 17:39:11 +080017#endif
Tom Rini6a5dccc2022-11-16 13:10:41 -050018#ifdef CFG_SYS_QMAN_MEM_PHYS
19 SET_LAW(CFG_SYS_QMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_QMAN),
Shengzhou Liu07886942013-11-22 17:39:11 +080020#endif
21#ifdef QIXIS_BASE_PHYS
22 SET_LAW(QIXIS_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_IFC),
23#endif
Tom Rini6a5dccc2022-11-16 13:10:41 -050024#ifdef CFG_SYS_DCSRBAR_PHYS
Shengzhou Liu07886942013-11-22 17:39:11 +080025 /* Limit DCSR to 32M to access NPC Trace Buffer */
Tom Rini6a5dccc2022-11-16 13:10:41 -050026 SET_LAW(CFG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Shengzhou Liu07886942013-11-22 17:39:11 +080027#endif
Tom Rinib4213492022-11-12 17:36:51 -050028#ifdef CFG_SYS_NAND_BASE_PHYS
29 SET_LAW(CFG_SYS_NAND_BASE_PHYS, LAW_SIZE_1M, LAW_TRGT_IF_IFC),
Shengzhou Liu07886942013-11-22 17:39:11 +080030#endif
31};
32
33int num_law_entries = ARRAY_SIZE(law_table);