blob: d3a3a83657647baa55438b243984a9d1c38e8fb8 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +02002/*
3 * (C) Copyright 2009
4 * Marvell Semiconductor <www.marvell.com>
5 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
6 *
7 * Header file for Feroceon CPU core 88FR131 Based KW88F6192 SOC.
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +02008 */
9
10#ifndef _CONFIG_KW88F6192_H
11#define _CONFIG_KW88F6192_H
12
13/* SOC specific definations */
14#define KW88F6192_REGS_PHYS_BASE 0xf1000000
15#define KW_REGS_PHY_BASE KW88F6192_REGS_PHYS_BASE
16
17/* TCLK Core Clock defination */
Tom Rini6a5dccc2022-11-16 13:10:41 -050018#define CFG_SYS_TCLK 166000000 /* 166MHz */
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020019
20#endif /* _CONFIG_KW88F6192_H */