Blame - include/configs/theadorable.h - filogic/uboot

blob: 6d42ec1aa1943fd1a5ee30cd5a9e5ec209426661 [file] [log] [blame]

Tom Rini	10e4779	2018-05-06 17:58:06 -0400	[diff] [blame]	1	/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	2	/*
				3	* Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	4	*/
				5
				6	#ifndef _CONFIG_THEADORABLE_H
				7	#define _CONFIG_THEADORABLE_H
				8
				9	/*
				10	* High Level Configuration Options (easy to change)
				11	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	12
				13	/*
				14	* TEXT_BASE needs to be below 16MiB, since this area is scrubbed
				15	* for DDR ECC byte filling in the SPL before loading the main
				16	* U-Boot into it.
				17	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	18	#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
				19
				20	/*
				21	* Commands configuration
				22	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	23
				24	/*
				25	* The debugging version enables USB support via defconfig.
				26	* This version should also enable all other non-production
				27	* interfaces / features.
				28	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	29
				30	/* I2C */
				31	#define CONFIG_SYS_I2C
				32	#define CONFIG_SYS_I2C_MVTWSI
				33	#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
Stefan Roese	07b5e04	2016-04-08 15:58:29 +0200	[diff] [blame]	34	#define CONFIG_I2C_MVTWSI_BASE1 MVEBU_TWSI1_BASE
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	35	#define CONFIG_SYS_I2C_SLAVE 0x0
				36	#define CONFIG_SYS_I2C_SPEED 100000
				37
				38	/* USB/EHCI configuration */
				39	#define CONFIG_EHCI_IS_TDI
				40	#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
				41
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	42	/* Environment in SPI NOR flash */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	43	#define CONFIG_ENV_OVERWRITE
				44
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	45	#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
				46
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	47	/* Keep device tree and initrd in lower memory so the kernel can access them */
				48	#define CONFIG_EXTRA_ENV_SETTINGS \
				49	"fdt_high=0x10000000\0" \
				50	"initrd_high=0x10000000\0"
				51
				52	/* SATA support */
				53	#define CONFIG_SYS_SATA_MAX_DEVICE 1
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	54	#define CONFIG_LBA48
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	55
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	56	/* Enable LCD and reserve 512KB from top of memory*/
				57	#define CONFIG_SYS_MEM_TOP_HIDE 0x80000
				58
Stefan Roese	d64c113	2019-01-30 08:54:13 +0100	[diff] [blame]	59	#define CONFIG_BMP_16BPP
				60	#define CONFIG_BMP_24BPP
				61	#define CONFIG_BMP_32BPP
				62
Stefan Roese	f054758	2016-02-12 14:24:07 +0100	[diff] [blame]	63	/* FPGA programming support */
Stefan Roese	f054758	2016-02-12 14:24:07 +0100	[diff] [blame]	64	#define CONFIG_FPGA_STRATIX_V
				65
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	66	/*
Stefan Roese	1a4e980	2016-04-07 10:48:14 +0200	[diff] [blame]	67	* Bootcounter
				68	*/
Stefan Roese	1a4e980	2016-04-07 10:48:14 +0200	[diff] [blame]	69	/* Max size of RAM minus BOOTCOUNT_ADDR is the bootcounter address */
				70	#define BOOTCOUNT_ADDR 0x1000
				71
				72	/*
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	73	* mv-common.h should be defined after CMD configs since it used them
				74	* to enable certain macros
				75	*/
				76	#include "mv-common.h"
				77
				78	/*
				79	* Memory layout while starting into the bin_hdr via the
				80	* BootROM:
				81	*
				82	* 0x4000.4000 - 0x4003.4000 headers space (192KiB)
				83	* 0x4000.4030 bin_hdr start address
				84	* 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
				85	* 0x4007.fffc BootROM stack top
				86	*
				87	* The address space between 0x4007.fffc and 0x400f.fff is not locked in
				88	* L2 cache thus cannot be used.
				89	*/
				90
				91	/* SPL */
				92	/* Defines for SPL */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	93	#define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
				94
				95	#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
				96	#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
				97
				98	#ifdef CONFIG_SPL_BUILD
				99	#define CONFIG_SYS_MALLOC_SIMPLE
				100	#endif
				101
				102	#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
				103	#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
				104
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	105	/* SPL related SPI defines */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	106	#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
				107
				108	/* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
				109	#define CONFIG_DDR_FIXED_SIZE (2 << 20) /* 2GiB */
				110
				111	#endif /* _CONFIG_THEADORABLE_H */