Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 696e24c738e34a6d83a85fb3668fec7ebd3e5bb3 / . / configs / imx8ulp_evk_defconfig
blob: 23afbbb914ddf7ec05d4f2aa3fcd15ea86f0e99b [file] [log] [blame]
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_IMX8ULP=y
3CONFIG_SYS_TEXT_BASE=0x80200000
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]4CONFIG_SPL_LIBCOMMON_SUPPORT=y
5CONFIG_SPL_LIBGENERIC_SUPPORT=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
8CONFIG_ENV_SIZE=0x2000
9CONFIG_ENV_OFFSET=0x400000
Tom Rini57b93812021-08-24 20:41:00 -0400[diff] [blame]10CONFIG_IMX_CONFIG=""
Tom Rinie065fb12021-08-28 21:34:49 -0400[diff] [blame]11CONFIG_SYS_MALLOC_LEN=0x1002000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="imx8ulp-evk"
14CONFIG_SPL_TEXT_BASE=0x22020000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]15CONFIG_TARGET_IMX8ULP_EVK=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]16CONFIG_SPL_SERIAL=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]17CONFIG_SPL_DRIVERS_MISC=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]18CONFIG_SPL=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]19CONFIG_SPL_IMX_ROMAPI_LOADADDR=0x88000000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]20CONFIG_SPL_LOAD_IMX_CONTAINER=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]21CONFIG_DISTRO_DEFAULTS=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]22CONFIG_SYS_LOAD_ADDR=0x80480000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]23CONFIG_FIT=y
24CONFIG_FIT_VERBOSE=y
25CONFIG_BOOTDELAY=0
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]26CONFIG_BOOTCOMMAND="run distro_bootcmd;run bsp_bootcmd"
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]27CONFIG_DEFAULT_FDT_FILE="imx8ulp-evk"
28CONFIG_SPL_BOARD_INIT=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]29CONFIG_SPL_BOOTROM_SUPPORT=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]30CONFIG_SPL_SEPARATE_BSS=y
31CONFIG_SPL_WATCHDOG=y
32CONFIG_CMD_MEMTEST=y
33CONFIG_CMD_FUSE=y
34CONFIG_CMD_GPIO=y
35CONFIG_CMD_I2C=y
36CONFIG_CMD_MMC=y
37CONFIG_CMD_READ=y
38CONFIG_CMD_CACHE=y
39CONFIG_CMD_REGULATOR=y
40CONFIG_CMD_EXT4_WRITE=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]41CONFIG_SPL_OF_CONTROL=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]42CONFIG_ENV_IS_IN_MMC=y
Tom Riniae21e7f2021-08-30 09:16:29 -0400[diff] [blame]43CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]44CONFIG_NET_RANDOM_ETHADDR=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]45CONFIG_SPL_DM=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]46CONFIG_IMX_RGPIO2P=y
47CONFIG_DM_PCA953X=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]48CONFIG_DM_I2C=y
49CONFIG_SYS_I2C_IMX_LPI2C=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]50CONFIG_MISC=y
51CONFIG_SUPPORT_EMMC_BOOT=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]52CONFIG_MMC_IO_VOLTAGE=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]53CONFIG_FSL_USDHC=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]54CONFIG_DM_SPI_FLASH=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]55CONFIG_SF_DEFAULT_SPEED=40000000
56CONFIG_SPI_FLASH_MACRONIX=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]57CONFIG_PHYLIB=y
58CONFIG_PHY_MICREL=y
59CONFIG_PHY_MICREL_KSZ8XXX=y
60CONFIG_DM_ETH=y
61CONFIG_FEC_MXC=y
62CONFIG_MII=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]63CONFIG_PINCTRL=y
64CONFIG_SPL_PINCTRL=y
65CONFIG_PINCTRL_IMX8ULP=y
66CONFIG_DM_REGULATOR=y
67CONFIG_DM_REGULATOR_FIXED=y
68CONFIG_DM_REGULATOR_GPIO=y
69CONFIG_DM_SERIAL=y
70CONFIG_FSL_LPUART=y
71CONFIG_SPI=y
72CONFIG_DM_SPI=y
73CONFIG_NXP_FSPI=y
74CONFIG_ULP_WATCHDOG=y