blob: e10c105feb136a6dbc034bac830c1c9d9d31e773 [file] [log] [blame]
Dirk Eibach20614a22013-06-26 16:04:26 +02001/*
2 * (C) Copyright 2013
3 * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
4 *
Tom Rinibe314fa2013-07-26 15:32:59 -04005 * SPDX-License-Identifier: GPL-2.0+
Dirk Eibach20614a22013-06-26 16:04:26 +02006 */
7
8#include <common.h>
9#include <gdsys_fpga.h>
10
11#include <asm/io.h>
12
13int fpga_set_reg(u32 fpga, u16 *reg, off_t regoff, u16 data)
14{
15 out_le16(reg, data);
16
17 return 0;
18}
19
20int fpga_get_reg(u32 fpga, u16 *reg, off_t regoff, u16 *data)
21{
22 *data = in_le16(reg);
23
24 return 0;
25}