blob: 0f7d8e7cb512804aeaed68457a5d93c589f571fb [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Nelsone5b3a502013-03-11 08:44:53 +00002/*
3 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
4 *
5 * Configuration settings for the Boundary Devices Nitrogen6X
6 * and Freescale i.MX6Q Sabre Lite boards.
Eric Nelsone5b3a502013-03-11 08:44:53 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Eric Nelson062772c2013-11-26 17:40:30 -070012#include "mx6_common.h"
Eric Nelsone5b3a502013-03-11 08:44:53 +000013
14#define CONFIG_MACH_TYPE 3769
15
Eric Nelsone5b3a502013-03-11 08:44:53 +000016/* Size of malloc() pool */
17#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
18
Troy Kisky760327c2013-09-25 18:41:18 -070019#define CONFIG_USBD_HS
Troy Kisky760327c2013-09-25 18:41:18 -070020#define CONFIG_NETCONSOLE
Eric Nelsone5b3a502013-03-11 08:44:53 +000021
Eric Nelsone5b3a502013-03-11 08:44:53 +000022#define CONFIG_MXC_UART_BASE UART2_BASE
23
Eric Nelsone5b3a502013-03-11 08:44:53 +000024/* I2C Configs */
trem03997412013-09-21 18:13:36 +020025#define CONFIG_SYS_I2C
26#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020027#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
28#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf1a52162015-03-20 10:20:40 -070029#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Eric Nelsone5b3a502013-03-11 08:44:53 +000030#define CONFIG_SYS_I2C_SPEED 100000
Eric Nelson69691c62014-10-02 12:16:47 -070031#define CONFIG_I2C_EDID
Eric Nelsone5b3a502013-03-11 08:44:53 +000032
Eric Nelsone5b3a502013-03-11 08:44:53 +000033/* MMC Configs */
Eric Nelsone5b3a502013-03-11 08:44:53 +000034#define CONFIG_SYS_FSL_ESDHC_ADDR 0
35#define CONFIG_SYS_FSL_USDHC_NUM 2
36
Eric Nelsone5b3a502013-03-11 08:44:53 +000037/*
38 * SATA Configs
39 */
40#ifdef CONFIG_CMD_SATA
Eric Nelsone5b3a502013-03-11 08:44:53 +000041#define CONFIG_SYS_SATA_MAX_DEVICE 1
42#define CONFIG_DWC_AHSATA_PORT_ID 0
43#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
44#define CONFIG_LBA48
Eric Nelsone5b3a502013-03-11 08:44:53 +000045#endif
46
Eric Nelsone5b3a502013-03-11 08:44:53 +000047#define CONFIG_FEC_MXC
Eric Nelsone5b3a502013-03-11 08:44:53 +000048#define IMX_FEC_BASE ENET_BASE_ADDR
49#define CONFIG_FEC_XCV_TYPE RGMII
50#define CONFIG_ETHPRIME "FEC"
51#define CONFIG_FEC_MXC_PHYADDR 6
Eric Nelsone5b3a502013-03-11 08:44:53 +000052
53/* USB Configs */
Troy Kiskyed72a9e2013-10-10 15:27:59 -070054#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
55#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
Eric Nelsone5b3a502013-03-11 08:44:53 +000056#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
57#define CONFIG_MXC_USB_FLAGS 0
58
Eric Nelsone5b3a502013-03-11 08:44:53 +000059/* Framebuffer and LCD */
Eric Nelsone5b3a502013-03-11 08:44:53 +000060#define CONFIG_VIDEO_BMP_RLE8
61#define CONFIG_SPLASH_SCREEN
Eric Nelson89f2be52015-04-16 11:31:33 -070062#define CONFIG_SPLASH_SCREEN_ALIGN
63#define CONFIG_VIDEO_BMP_GZIP
64#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024)
Eric Nelsone5b3a502013-03-11 08:44:53 +000065#define CONFIG_BMP_16BPP
Pardeep Kumar Singlac1fa1302013-07-25 12:12:13 -050066#define CONFIG_IMX_HDMI
Eric Benard7f63c142014-04-04 19:05:53 +020067#define CONFIG_IMX_VIDEO_SKIP
Eric Nelsone5b3a502013-03-11 08:44:53 +000068
Guillaume GARDET2ab78982018-04-18 17:04:58 +020069#ifdef CONFIG_CMD_MMC
70#define DISTRO_BOOT_DEV_MMC(func) func(MMC, mmc, 0) func(MMC, mmc, 1)
Eric Nelsone5b3a502013-03-11 08:44:53 +000071#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020072#define DISTRO_BOOT_DEV_MMC(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000073#endif
74
Guillaume GARDET2ab78982018-04-18 17:04:58 +020075#ifdef CONFIG_CMD_SATA
76#define DISTRO_BOOT_DEV_SATA(func) func(SATA, sata, 0)
Eric Nelsone5b3a502013-03-11 08:44:53 +000077#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020078#define DISTRO_BOOT_DEV_SATA(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000079#endif
80
Diego Rondini4e7394d2014-10-02 12:16:41 -070081#ifdef CONFIG_USB_STORAGE
Guillaume GARDET2ab78982018-04-18 17:04:58 +020082#define DISTRO_BOOT_DEV_USB(func) func(USB, usb, 0)
Diego Rondini4e7394d2014-10-02 12:16:41 -070083#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020084#define DISTRO_BOOT_DEV_USB(func)
Diego Rondini4e7394d2014-10-02 12:16:41 -070085#endif
86
Guillaume GARDET2ab78982018-04-18 17:04:58 +020087#ifdef CONFIG_CMD_PXE
88#define DISTRO_BOOT_DEV_PXE(func) func(PXE, pxe, na)
89#else
90#define DISTRO_BOOT_DEV_PXE(func)
91#endif
92
93#ifdef CONFIG_CMD_DHCP
94#define DISTRO_BOOT_DEV_DHCP(func) func(DHCP, dhcp, na)
95#else
96#define DISTRO_BOOT_DEV_DHCP(func)
97#endif
98
Eric Nelsone5b3a502013-03-11 08:44:53 +000099
Fabio Estevam1fd60922013-07-26 11:37:17 -0300100#if defined(CONFIG_SABRELITE)
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200101#define FDTFILE "fdtfile=imx6q-sabrelite.dtb\0"
102#else
103/* FIXME: nitrogen6x covers multiple configs. Define fdtfile for each supported config. */
104#define FDTFILE
105#endif
106
107#define BOOT_TARGET_DEVICES(func) \
108 DISTRO_BOOT_DEV_MMC(func) \
109 DISTRO_BOOT_DEV_SATA(func) \
110 DISTRO_BOOT_DEV_USB(func) \
111 DISTRO_BOOT_DEV_PXE(func) \
112 DISTRO_BOOT_DEV_DHCP(func)
113
114#include <config_distro_bootcmd.h>
Simon Glassfb64e362020-05-10 11:40:09 -0600115#include <linux/stringify.h>
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200116
Eric Nelsone5b3a502013-03-11 08:44:53 +0000117#define CONFIG_EXTRA_ENV_SETTINGS \
Fabio Estevam1fd60922013-07-26 11:37:17 -0300118 "console=ttymxc1\0" \
119 "fdt_high=0xffffffff\0" \
120 "initrd_high=0xffffffff\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200121 "fdt_addr_r=0x18000000\0" \
122 FDTFILE \
123 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
124 "pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
125 "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
126 "ramdisk_addr_r=0x13000000\0" \
127 "ramdiskaddr=0x13000000\0" \
Fabio Estevam1fd60922013-07-26 11:37:17 -0300128 "ip_dyn=yes\0" \
Gary Bissond3919c02017-01-12 12:18:44 +0100129 "usb_pgood_delay=2000\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200130 BOOTENV
Fabio Estevam1fd60922013-07-26 11:37:17 -0300131
Eric Nelsone5b3a502013-03-11 08:44:53 +0000132/* Miscellaneous configurable options */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000133
Eric Nelsone5b3a502013-03-11 08:44:53 +0000134/* Physical Memory Map */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000135#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
136
137#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
138#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
139#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
140
141#define CONFIG_SYS_INIT_SP_OFFSET \
142 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
143#define CONFIG_SYS_INIT_SP_ADDR \
144 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
145
Peter Robinson4b671502015-05-22 17:30:45 +0100146/* Environment organization */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000147
Eric Nelsone5b3a502013-03-11 08:44:53 +0000148#if defined(CONFIG_ENV_IS_IN_MMC)
Eric Nelsone5b3a502013-03-11 08:44:53 +0000149#define CONFIG_SYS_MMC_ENV_DEV 0
Eric Nelsone5b3a502013-03-11 08:44:53 +0000150#endif
151
Marek Vasut52303852013-12-14 05:55:29 +0100152/*
153 * PCI express
154 */
Marek Vasut52303852013-12-14 05:55:29 +0100155#ifdef CONFIG_CMD_PCI
Marek Vasut52303852013-12-14 05:55:29 +0100156#define CONFIG_PCI_SCAN_SHOW
157#define CONFIG_PCIE_IMX
158#endif
159
Eric Nelsone5b3a502013-03-11 08:44:53 +0000160#endif /* __CONFIG_H */