blob: dbccd46bbdb15d303214a77f4819ef0270f9f037 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Phil Sutterd76eba62015-12-25 14:41:25 +01002/*
3 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
Phil Sutterd76eba62015-12-25 14:41:25 +01004 */
5
6#ifndef _CONFIG_SYNOLOGY_DS414_H
7#define _CONFIG_SYNOLOGY_DS414_H
8
9/*
10 * High Level Configuration Options (easy to change)
11 */
Phil Sutterd76eba62015-12-25 14:41:25 +010012
13/*
14 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
15 * for DDR ECC byte filling in the SPL before loading the main
16 * U-Boot into it.
17 */
Phil Sutterd76eba62015-12-25 14:41:25 +010018
Phil Sutterd76eba62015-12-25 14:41:25 +010019/* I2C */
Phil Sutterd76eba62015-12-25 14:41:25 +010020#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
Phil Sutterd76eba62015-12-25 14:41:25 +010021
Phil Sutterd76eba62015-12-25 14:41:25 +010022/* PCIe support */
23#ifndef CONFIG_SPL_BUILD
Phil Sutterd76eba62015-12-25 14:41:25 +010024#define CONFIG_PCI_SCAN_SHOW
25#endif
26
Phil Sutterd76eba62015-12-25 14:41:25 +010027/*
28 * mv-common.h should be defined after CMD configs since it used them
29 * to enable certain macros
30 */
31#include "mv-common.h"
32
33/*
34 * Memory layout while starting into the bin_hdr via the
35 * BootROM:
36 *
37 * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
38 * 0x4000.4030 bin_hdr start address
39 * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
40 * 0x4007.fffc BootROM stack top
41 *
42 * The address space between 0x4007.fffc and 0x400f.fff is not locked in
43 * L2 cache thus cannot be used.
44 */
45
46/* SPL */
47/* Defines for SPL */
Pali Rohárbb091462022-01-12 18:32:08 +010048#define CONFIG_SPL_MAX_SIZE ((128 << 10) - (CONFIG_SPL_TEXT_BASE - 0x40000000))
Phil Sutterd76eba62015-12-25 14:41:25 +010049
50#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
51#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
52
53#ifdef CONFIG_SPL_BUILD
54#define CONFIG_SYS_MALLOC_SIMPLE
55#endif
56
57#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
58#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
59
Phil Sutterd76eba62015-12-25 14:41:25 +010060/* Default Environment */
Phil Sutteref534b22021-03-07 22:22:27 +010061
62#define CONFIG_EXTRA_ENV_SETTINGS \
63 "initrd_high=0xffffffff\0" \
64 "ramdisk_addr_r=0x8000000\0" \
65 "usb0Mode=host\0usb1Mode=host\0usb2Mode=device\0" \
Phil Sutter6d1bcbf2021-03-05 21:05:45 +010066 "ethmtu=1500\0eth1mtu=1500\0" \
67 "update_uboot=sf probe; dhcp; " \
68 "mw.b ${loadaddr} 0x0 0xd0000; " \
69 "tftpboot ${loadaddr} u-boot-spl.kwb; " \
70 "sf update ${loadaddr} 0x0 0xd0000\0"
71
Phil Sutterd76eba62015-12-25 14:41:25 +010072
Phil Sutter246a61f2021-01-03 23:06:44 +010073/* increase autoneg timeout, my NIC sucks */
74#define PHY_ANEG_TIMEOUT 16000
75
Phil Sutterd76eba62015-12-25 14:41:25 +010076#endif /* _CONFIG_SYNOLOGY_DS414_H */