Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 65b5be2a20d3483aeacd2d277b3b0ffb6619061c / . / arch / powerpc / cpu / mpc8260 / u-boot.lds
blob: c76555ef80cb14e7b801aa73a53e85804e91ba1e [file] [log] [blame]
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]1/*
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]2 * (C) Copyright 2001-2010
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(powerpc)
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]25
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]26SECTIONS
27{
28 /* Read-only sections, merged into text segment: */
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]29 .text :
30 {
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]31 arch/powerpc/cpu/mpc8260/start.o (.text*)
32 *(.text*)
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]33 . = ALIGN(16);
Trent Piepho4438e5e2009-02-18 15:22:05 -0800[diff] [blame]34 *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]35 }
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]36
37 /* Read-write section, merged into data segment: */
38 . = (. + 0x0FFF) & 0xFFFFF000;
39 _erotext = .;
40 PROVIDE (erotext = .);
41 .reloc :
42 {
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]43 _GOT2_TABLE_ = .;
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]44 KEEP(*(.got2))
Joakim Tjernlund42126a62010-12-03 17:30:37 +0100[diff] [blame]45 KEEP(*(.got))
46 PROVIDE(_GLOBAL_OFFSET_TABLE_ = . + 4);
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]47 _FIXUP_TABLE_ = .;
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]48 KEEP(*(.fixup))
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]49 }
Joakim Tjernlund42126a62010-12-03 17:30:37 +0100[diff] [blame]50 __got2_entries = ((_GLOBAL_OFFSET_TABLE_ - _GOT2_TABLE_) >> 2) - 1;
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]51 __fixup_entries = (. - _FIXUP_TABLE_) >> 2;
52
53 .data :
54 {
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]55 *(.data*)
56 *(.sdata*)
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]57 }
58 _edata = .;
59 PROVIDE (edata = .);
60
61 . = .;
62 __u_boot_cmd_start = .;
63 .u_boot_cmd : { *(.u_boot_cmd) }
64 __u_boot_cmd_end = .;
65
66
67 . = .;
68 __start___ex_table = .;
69 __ex_table : { *(__ex_table) }
70 __stop___ex_table = .;
71
72 . = ALIGN(4096);
73 __init_begin = .;
74 .text.init : { *(.text.init) }
75 .data.init : { *(.data.init) }
76 . = ALIGN(4096);
77 __init_end = .;
78
79 __bss_start = .;
Wolfgang Denk828a9782008-01-12 20:31:39 +0100[diff] [blame]80 .bss (NOLOAD) :
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]81 {
Wolfgang Denkff8faa42010-11-24 19:19:08 +0100[diff] [blame]82 *(.bss*)
83 *(.sbss*)
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]84 *(COMMON)
Selvamuthukumard2454ba2008-10-16 22:54:03 +0530[diff] [blame]85 . = ALIGN(4);
Grant Likelyb8d6ba42007-07-03 00:33:08 -0600[diff] [blame]86 }
87 _end = . ;
88 PROVIDE (end = .);
89}